Analysis of Network-on-Chip Structure in Green Manufacturing

Tao He; Tao Qin

doi:10.4028/www.scientific.net/AMM.340.213

Paper Titles

Network Monitoring System in Sustainable Manufacturing Envirnment Based on .NET and Ethernet/SDARP
p.194

Analysis of Products Supply Chain Service System Development and Application in Service-Oriented Manufacturing Mode-Taking Professional Audio Equipment System for Example
p.199

Study of Management Mode in Machinery Industry
p.204

On Transformation and Upgrading Manufacturing Industry
p.208

Analysis of Network-on-Chip Structure in Green Manufacturing
p.213

Study on E-Commerce System of Green Mechanical Processing Enterprises
p.218

Study on the Regional Agglomeration of Manufacturing Industries
p.222

Two Basic Issues in the Development of Oil-Field Visualization
p.226

Study on Green Intelligent Supply Chain Cost Management in Manufacturing Engineering
p.230

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vol. 340Analysis of Network-on-Chip Structure in Green...

Analysis of Network-on-Chip Structure in Green Manufacturing

Abstract:

Network-on-chip (NoC) is a new communication way proposed by technical personnel in the long process of research, and it has efficiently gotten rid of the disadvantages of the early communication network through the application of the multi-core technology. In this paper, the composition of network-on-chip structure is first analyzed, and then the advantages and disadvantages of the network-on-chip structure are summarized, and finally the effective solutions for the scientific application of NoC are proposed. Hopefully, this paper can play a help in the follow-up studies.

You might also be interested in these eBooks

Green Manufacturing, Mechanical and Automation Engineering

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volume 340)

Pages:

213-217

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.340.213

Citation:

Cite this paper

Online since:

July 2013

Authors:

Tao He, Tao Qin

Keywords:

Advantages, Application, Disadvantages, Network-on-Chip Structur

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Fangwu Yao, Li Gao. An Improved Network-on-chip Topology of 2d Mesh Structure [J]. Computer Technology and Development, 2009 (07).

Google Scholar

[2] Jun Jiang, Tailin Han, Hua Cai. Multimode Virtual Channel Settings based on LN Timeslot Distribution Method [J]. China's New Technology and New Products, 2011 (15).

Google Scholar

[3] Lipeng Zhang, Huaxi Gu, Changshan Wang, Henglong Zhang. Research on Network-on-chip Power Consumption, 2007 (12).

Google Scholar

[4] Fen Ge, Ning Wu. Simulation and Performance Analysis of Network on Chip Architectures [J]. Transactions of Nanjing University of Aeronautics & Astronautics. 2010 (04).

Google Scholar