Design of an Efficient Combined Unsigned and 2’s Complement Squarer

Kyung Ju Cho; Jin Gyun Chung

doi:10.4028/www.scientific.net/AMM.392.820

Paper Titles

Stereo Vision for Bus Traffic Conflict Investigation
p.799

Improved Fuzzy C-Means Based on the Optimal Number of Clusters
p.803

Ortho-Rectification of SPOT 6 Satellite Images Based on RPC Models
p.808

Boundary Points De-Noising and Simplification Based on Spatial Connectivity
p.815

Design of an Efficient Combined Unsigned and 2’s Complement Squarer
p.820

Research on Page Format Streaming Partition in Digital Readings of Comics
p.824

Grid Based Path Planning Using CNN & Artificial Potential Field Method
p.830

Rough Set and K-Means Clustering Algorithm Based on Ant Colony Algorithm
p.837

Adaptive Approach to Make a Delayed Complex Network Attain an Inhomogeneous Equilibrium Point
p.843

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vol. 392Design of an Efficient Combined Unsigned and 2’s...

Design of an Efficient Combined Unsigned and 2’s Complement Squarer

Abstract:

Squaring is an important operation in many algorithms. In this paper, an efficient design approach for the combined squarer, capable of operating on either unsigned or twos complement numbers based on a mode selection signal, is presented. By simulations, it is shown that the proposed combined squarers lead to up to 17% reduction in area, 10% reduction in propagation delay and 9% reduction in power consumption compared with the previous combined squarers.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volume 392)

Pages:

820-823

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.392.820

Citation:

Cite this paper

Online since:

September 2013

Authors:

Kyung Ju Cho, Jin Gyun Chung

Keywords:

Arithmetic Circuit, Combined Squarer, Partial Product Reduction

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] J. Pihl and E.J. Aas: A multiplier and squarer generator for high performance DSP applications, in Proc. IEEE 39th Midwest Symposium on Circuit and Systems, (1996), pp.109-112.

DOI: 10.1109/mwscas.1996.594049

Google Scholar

[2] R.K. Kolagotla, W.R. Griescbach, and H.R. Srinivas: VLSI implementation of a 350 MHz 0. 35μm 8 bit merged squarer, Electronic Letters, Vol. 34, (1998), pp.47-48.

DOI: 10.1049/el:19980057

Google Scholar

[3] K.E. Wires, M.J. Schulte, L.P. Marquette, and P.I. Balzola: Combined unsigned and two's complement squarers, in Proc. 33rd Asilomar Conference on Signals, Systems, and Computers, (1999), pp.1215-1219.

DOI: 10.1109/acssc.1999.831900

Google Scholar

[4] K.J. Cho: Efficient unsigned squarer design techniques, IEICE Electronics Express, Vol. 9, (2012), pp.422-428.

DOI: 10.1587/elex.9.422

Google Scholar