p.2004
p.2008
p.2012
p.2019
p.2024
p.2028
p.2031
p.2037
p.2042
FPGA Implementation of a Novel Multi-Rate QC-LDPC Encoder for DTMB Standard
Abstract:
A serial-input serial-output encoder based on pipelined type I rotate-left-accumulator (RLA) circuit is presented for multi-rate Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) codes of Digital Terrestrial Multimedia Broadcasting (DTMB) standard. This encoding scheme can reduce the power consumption and save memory resource. FPGA implementation and simulation results show that the design meets the requirement of DTMB standard and simplifies the structure of the memory.
Info:
Periodical:
Pages:
2024-2027
Citation:
Online since:
September 2013
Authors:
Keywords:
Price:
Сopyright:
© 2013 Trans Tech Publications Ltd. All Rights Reserved
Share:
Citation: