Design and Implementation of Buffer Control in EoS System

Article Preview

Abstract:

We propose an optimization approach to EoS (Ethernet over SDH) buffer control which the objective is to dynamically adjust the EoS buffer management registers. We will present the improved model of the traffic buffer management based on embedded MCU to control the SDRAM of the EoS chip, and setup the end-to-end system to illustrate the feasibility and advantage of the solution in buffer management when the data transport rate suddenly exceed the bandwidth of Ethernet port.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

684-687

Citation:

Online since:

September 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] ANSI T1. 105-2001, Synchronous Optical Network (SONET) a Basic Description Including Multiplex Structure, Rates and Formats.

Google Scholar

[2] IEEE 802. 1D, IEEE Standard for Information Technology-Telecommunications and Information Exchange Between Systems -IEEE Standard for Local and Metropolitan Area Networks - Common Specifications - Media Access Control (MAC) Bridges, (1998).

DOI: 10.1109/ieeestd.2001.93287

Google Scholar

[3] ITU-T Rec. G. 7041, Generic Framing Procedure (GFP), Dec (2003).

Google Scholar

[4] Floyd, Sally, Jacobson M. Random Early Detection (RED) gateways for Congestion Avoidance, IEEE/ACM Transactions on Networking, p.397–413, Aug (1993).

DOI: 10.1109/90.251892

Google Scholar

[5] Sanjeewa Athuraliya, Steven H. Low, Active Queue Management, IEEE Network, p.48–53, May (2001).

Google Scholar

[6] Information on http: /www. icir. org/floyd/red. html.

Google Scholar