Low Cost Wear Leveling for High-Density SPI NAND Flash in Memory Constrained Embedded System

Abstract:

SPI NOR Flash is widely used in embedded system for its compact package and simple interface. It is suitable to medium scale data storage. Now, industry provides higher density NAND Flash with the same interface and package as SPI NOR Flash. But the erase/program circles of NAND Flash is less than that of NOR Flash. The lifetime of NAND Flash is becoming the critical issue. Wear leveling algorithms prevent NAND Flash from prematurely retiring by mapping the logical block to different physical blocks. To our knowledge, most wear leveling algorithms need several kilobytes of RAM for keeping the mapping data structures, which is costly for the resource constrained micro controller. This study first proposes a no RAM required design with presetting lifetime, and then presents an adaptive design which requires only 2 kilobytes RAM with elasticity lifetime. The proposed design can be adapted in most of embedded systems based on low cost micro controller.

• Periodical: Applied Mechanics and Materials (Volumes 427-429)
• Pages: 1277-1280
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.427-429.1277
• Online since: September 2013
• Authors: Gen Xian Liu*, Dong Sheng Wang
• Keywords: Embedded System, NAND Flash, SPI, Wear Leveling

References

[1] Li-Pin Chang, Li-Chun Huang. A Low-Cost Wear-Leveling Algorithm for Block-Mapping Solid-State Disks [C], LCTES, (2011).

DOI: 10.1145/2016603.1967683

[2] L. -P. Chang. On efficient wear leveling for large-scale flash-memory storage systems [C]. In SAC'07, (2007).

[3] J. -W. Hsieh et al. Efficient identification of hot data for flash memory storage systems [J]. Trans. Storage, 2(1): 22-40, Feb. (2006).

DOI: 10.1145/1138041.1138043

[4] Y. -H. Chang et al. Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design [C], In DAC'07.

DOI: 10.1145/1278480.1278533

[5] Micron Technology Inc. TN-26-61: Wear-leveling in Micron NAND flash memory [M]. Technical report, Oct (2011).

[6] Micron Technology Inc. Bad block management in NAND flash memories [M]. Technical report, July (2010).

[7] A. Gupta, Y. Kim, and B. Urgaonkar. DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings [C], In ASPLOS'09.

DOI: 10.1145/1508284.1508271

[8] NXP Semiconductors. Quad SPI Flash: Benefits and Uses in General Purpose Micro controllers [M], (2010).

[9] GD5F4GQ4UAYIG SPI (Serial Peripheral Interface) NAND Flash Memory Data Sheet [M], GigaDevice Semiconductor Inc. (2013).