Conversion Method of Description Files in Structural Testing of Digital Circuit

Abstract:

With the continuous development of large-scale integrated circuit technology, the importance of structural testing and testability design for digital logic circuit has become increasingly evident. In the testing domain, Bench is the most commonly used formats to describe a measured circuit. In order to test the measured circuit using computer, files with various formats must be converted to a netlist file which can be identified by computer. Lev format is a common netlist file. This paper mainly discusses how to convert the Bench file into Lev file, and it is proved by testing program correctness and robustness.

• Periodical: Applied Mechanics and Materials (Volumes 427-429)
• Pages: 1285-1288
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.427-429.1285
• Online since: September 2013
• Authors: Kang Yi Wang*
• Keywords: Bench File, Conversion Method, Digital Circuit, Lev File, Structural Testing

References

[1] Jia Jiange, Duan Xin'an, Li Yongxue. Emerging trends in VLSI test and diagnosis. China Measurement Technology, Vol. 31, No. 6 (2005), p.94.

[2] Shi Wanchung. New Progress for IC Test Technology. Journal of Electronic Measurement and Instrument, Vol. 21, No. 4 (2007), p.1.

[3] Liu Guansheng, Ge Haitong, Chen Xiexiong. Principles of gated circuit automation test pattern generation. Journal of Zhejiang University (Science Edition), Vol. 33, No. 1 (2006), p.52.

[4] Michael L. Bushnell, Vishwani D. Agrawal. Essentials of Electronic Testing for Digital, Memory and Mixed-signal VLSI Circuits. Kluwer Academic Publishers (1st ed), (2004).

DOI: 10.1007/b117406

[5] Lei Shaochong, Shao Zhibiao, Liang Feng, VLSI test methodology and testability design. Beijing: Publishing house of electronics industry (2005).