Design of IIR Digital Filter Based on FPGA

Article Preview

Abstract:

From the request of practical applications,according to the basic theory of IIR filters, a scheme of hardware implementation is worked out combining with the fact that coefficients of numerator and denominator of transfer function are fixed and the structural feature of selected FPGA. From the clew of implementing stratified ,modularized and parameterized design ,the thesis describes the hardware implementation of the IIR filter with VHDL and schematic diagram design method.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

1968-1971

Citation:

Online since:

September 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Cyclone FPGA family data sheet[Z]. AlteraCorporation, (2007).

Google Scholar

[2] S.S. Goh Q.T. Jiang,T. Xia. Construction of biorthogonal multiwavelrts using the lifing scheme [J]. Appl. Comput. Hannon. Anal. 2009, 9(10): 336-362.

Google Scholar

[3] CohenA, Daubeehiesl, Etal. Biorthogonal bases of eom Pactlysu Ported wavelets. Colnlnun Onpureand Appl Math, 2008, (45): 485-560.

Google Scholar

[4] ISO/IEC. JPEG 2000 image coding system: core coding system. 2000. 150/IEC FCD 15444-1, 2007: 118-127.

Google Scholar

[5] F. Keinert. Raising Mutiwavelet Approximation Order though Lifting[J]. SIAMJ. Math. Anal. 2009, 32(5): 1032-1049.

DOI: 10.1137/s0036141098349509

Google Scholar

[6] IEEE 1364. Verilog hardware deseription language[S]-IEC61691-4, (2004).

Google Scholar

[7] LIU HB, Long T, ZENG DZH. Design of a two-channel ultra high frequence data acquistion system based on FPGA[J]. Radar, 2006. CIE 06 International Conference on Oct. 2006: 1-3.

DOI: 10.1109/icr.2006.343432

Google Scholar