Design of QPSK Modem Based on FPGA

Jin Zhu; Qiu Xu; Dan Dan Yan

doi:10.4028/www.scientific.net/AMM.427-429.884

Paper Titles

The Design of Positioning Terminal Based on NEO-5Q
p.868

Study on Automatic Sorting and Counting Machine for Coin
p.872

Design of Intelligent Mouse Based on ARM
p.876

Implementation of QPSK Modulation and Demodulation of FPGA
p.880

Design of QPSK Modem Based on FPGA
p.884

An Evaluation Scheme of Skywave Radar Coverage of Ship Target Based on GRG
p.888

High Precision Calibration of Binocular Vision System Based on Genetic Algorithm
p.892

Applications of ADRC in Unmanned Surface Vessel Course Tracking
p.897

Research on Traffic Delay Predicting at Signalized Intersection Based on Neural Network
p.901

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 427-429Design of QPSK Modem Based on FPGA

Design of QPSK Modem Based on FPGA

Abstract:

Quadrature Phase Shift Keying as a efficient modulation mode to be used in wireless communication. it is significant to study its implement. This paper presents a method to design QPSK modulator and demodulator, which use field programmable gate array. We will analysis the principle of QPSK modem and will give the design method, display the block diagram of the system in this paper and discuss its feasibility. The whole system is divided into several small models. Because space is limited, we can only introduce some key modules. Such as carrier recover and bit synchronization

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 427-429)

Pages:

884-887

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.427-429.884

Citation:

Cite this paper

Online since:

September 2013

Authors:

Jin Zhu*, Qiu Xu, Dan Dan Yan

Keywords:

Bit Synchronization Module, Carrier Recover, QPSK

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] V.K. Bhargava, D. Haccoun and P. P Nuspl, Digital Communications by Satellite, John Wiley and Sons, (1981).

Google Scholar

[2] U. Mengali and A.N. D'Andrea, Synchronization Techniques for Digital Receivers, Plenum Press, (1997).

Google Scholar

[3] R. Hvan der Wal, QPSK and BPSK Demodulator chipset for Satellite Applocation, IEEE Trans on Consumer Electronic, vol. 41. NO. 1, Febrary (1995).

DOI: 10.1109/30.370307

Google Scholar

[4] Jeng Kuang Hwang. Cha Hsing Chu FPGA Implementation of an All-Digital T/2-Spaced QPSK Receiver with Farrow Interpolation Timing Sy-nchronizer and Recursive Costas Loop (2004).

DOI: 10.1109/apasic.2004.1349462

Google Scholar

[5] Robert H Morelos Zaragoza. Shu Lin. QPSK Block Modulation Codes for Unequal Error Protection (1995).

DOI: 10.1109/iccs.1992.255087

Google Scholar