Multichannel Computer Screen Recording System Based on FPGA and ARM

Abstract:

A multichannel computer screen recording system based on Field Programmable Gate Array (FPGA) and Advanced RISC Machines (ARM) is introduced in this paper. This system has both Video Graphics Array (VGA) and Digital Video Interface (DVI) inputs, and supports the resolution of 1920x1080 and any common resolutions that do not exceed 1600x1200. The system can simultaneously record VGA and DVI signal by using the FPGA as the MUX of VGA and DVI. The experimental results showed that the algorithm used in this system, which combined the wavelet transform and listless zerotree entropy coding, achieved significantly higher quality of the decoded images than JPEG with the same compression ratio. The mapping of FPGA to SRAM method ensures the bit stream band width between FPGA and ARM. With the compression ratio of 50, the system can record 20 frames per second at the resolution of 1600x1200.

• Periodical: Applied Mechanics and Materials (Volumes 446-447)
• Pages: 1171-1177
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.446-447.1171
• Online since: November 2013
• Authors: Chun Feng Liang, Bing Chan Li, Yan Fa Tang, Hong Liang Sun
• Keywords: 1600x1200, FPGA Implementation, Image Compression, Screen Record, Wavelet Transform (WT)

References

[1] Analog Devices Corporation. JEPG2000 Video Codec ADV212[EB/OL]. [2010-02-26]. http: /www. analog. com/static/imported-files/data_sheets/ADV212. pdf.

[2] Wang Qian, Zeng Yifang, Ge Bao-shan, Li Bo. A Multi-DSP Based Remote Sensing Image Compression System. IEEE Proceedings. ICOSP. Vol. 4. (2006).

DOI: 10.1109/icosp.2006.346081

[3] Anwar S. Dawood, John A. Williams, Stephen J. Visser. "On-board Satellite Image Compression Using Reconfigurable FPGAs, IEEE Proceedings, ICOSP. Dec 2002: 306-310.

DOI: 10.1109/fpt.2002.1188698

[4] Meng H, Wang Z. Fast spatial combinative lifting algorithm of wavelet transform using the 9/7 filter for image block compression. Electronics Letters, 2000, 36(21): 1766~1767.

DOI: 10.1049/el:20001239

[5] Xilinx, Inc. Virtex-4 Family Overview[EB/OL]. [2010-02-26]. http: /www. xilinx. com/support/documentation/data_sheets/ds112. pdf.

[6] Cirrus logic. EP9315 data sheet. http: /www. ucdragon. cn/ARMchip-manual/ep9315. pdf.

[7] Said A, Pearlman W A. A new, fast, and efficient image codec based on set partitioning in hierarchical trees. IEEE Trans. CSVT, 1996, 6(3): 243~250.

DOI: 10.1109/76.499834

[8] Wen-Kuo Lin, Neil. Burgeress. Listless zerotree coding for color images. Conference Record of the Asilomar Conference on Signals, Systems & Computers, v1, 1998: 231~235.

DOI: 10.1109/acssc.1998.750860

[9] Wei Jin, Ying-jun Pan, Biao Wei. An Image Coding Algorithm Based on Contourlet Listless Zerotree Coding. Journal of Electronics and Information Technology, 28(11), 2006 : 2116-2120.

[10] Jing Lian, Ke Wang, Jingsong Yang. Listless Zerotree Image Compression Algorithm. Optoelectronics Letters. ICSP2006, Volume 2, Number 5: 376~378.

DOI: 10.1007/bf03033528

[11] Lian Jing, Cao Lidan, Li Linhui, Ma Teng. Improved Listless Zerotree Image Compression Algorithm and Application. IEEE Trans. CISP, 2009. 2nd: 1~4.

DOI: 10.1109/cisp.2009.5304328

[12] Xu-dong Zhang, Guo-dong Lu, Jian Feng. Image coding basis and wavelet compression technology—principle, algorithm and stands. Beijing: Tsinghua University Press, (2004).