Architecture for Vertex Transformation and Triangle Clipping in 3D Graphics

Abstract:

This paper focuses on the implementation of vertex transformation and triangle clipping in the field of 3D acceleration. A dedicated matrix accumulating architecture is proposed to multiply transformation matrices and generate an accumulated transformation matrix. Then the accumulated transformation matrix is used for per vertex transformation. A combined clipping algorithm of Cohen-Sutherland and Sutherland-Hodgeman is adopted to accelerate triangle clipping. In addition, the clipping process is pipelined in order to increase the throughput. Experimental results show that our implementation can reach more than 25% performance higher than traditional method.

• Periodical: Applied Mechanics and Materials (Volumes 462-463)
• Pages: 1040-1045
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.462-463.1040
• Online since: November 2013
• Authors: Bo Zhi Liu, Tao Sun, Li Zhou*, Jia Wang, Yuan Zhi Zhang
• Keywords: 3D Acceleration, Clipping, GPU Hardware, Vertex Transformation

References

[1] Jung. Woo. Choe, Nikoozadeh. A, Oralkan. O, Khuri-Yakub.B. T: GPU-Based Real-Time Volumetric Ultrasound Image Reconstruction for a Ring Array, Medical Imaging, IEEE Transactions on , vol. 32, no. 7, p.1258, 1264, July (2013).

DOI: 10.1109/tmi.2013.2253117

[2] Owens J. D, Houston. M, Luebke. D, Green. S, Stone.J. E, Phillips.J. C: GPU Computing, Proceedings of the IEEE , vol. 96, no. 5, pp.879-899, May (2008).

DOI: 10.1109/jproc.2008.917757

[3] Hu Liang, Che Xilong, Xie Zhenzhen: GPGPU cloud: A paradigm for general purpose computing, Tsinghua Science and Technology, vol. 18, no. 1, pp.22-23, Feb. (2013).

DOI: 10.1109/tst.2013.6449404

[4] Pool. J, Lastra. A, Singh. M: Energy-precision tradeoffs in mobile Graphics Processing Units, Computer Design, IEEE International Conference on , pp.12-15 Oct. (2008).

DOI: 10.1109/iccd.2008.4751841

[5] Shen-Fu Hsiao, Po-Han Wu, Chia-Sheng Wen, Li-Yao Chen: Design of a programmable vertex processor in OpenGL ES 2. 0 mobile graphics processing units, VLSI Design, Automation, and Test, 2013 International Symposium on , pp.22-24 April (2013).

DOI: 10.1109/vldi-dat.2013.6533843

[6] Byeong-Gyu Nam, Hoi-Jun Yoo: An Embedded Stream Processor Core Based on Logarithmic Arithmetic for a Low-Power 3-D Graphics SoC, Solid-State Circuits, IEEE Journal of , vol. 44, no. 5, pp.1554-1570, May (2009).

DOI: 10.1109/jssc.2009.2016698

[7] Jeong-Ho Woo, Ju-Ho Sohn, Hyejung Kim, Hoi-Jun Yoo: A Low-Power Multimedia SoC with Fully Programmable 3D Graphics for Mobile Devices, Computer Graphics and Applications, IEEE , vol. 29, no. 5, pp.82-90, Sept. (2009).

DOI: 10.1109/asscc.2007.4425708

[8] Bae J, Donghyun Kim, Lee-Sup Kim: An 11M-triangles/sec 3D graphics clipping engine for triangle primitives, Circuits and Systems, IEEE International Symposium on, pp.4570-4573, May (2005).

DOI: 10.1109/iscas.2005.1465649

[9] Liuchuang Gao, Mengyao Zhu, Xuzhi Wang: A low area clipping engine in 3D graphics system, Wireless Mobile and Computing, IET International Communication Conference on, pp.491-495, Nov. (2011).

DOI: 10.1049/cp.2011.0936

[10] Jeong-Hyun kim, Kyusik Chung, Young-Jun Kim, Seok-Hoon Kim, Lee-Sup Kim: Clipping-ratio-independent 3D graphics clipping engine by dual-thread algorithm, Circuits and Systems, IEEE International Symposium on, pp.3534-3537, May (2008).

DOI: 10.1109/iscas.2008.4542222