A 18.4M Triangles/s 122.6 mW Tile Co-Processor for Embedded GPU Systems

Abstract:

This paper presents an efficient and accurate tile co-processor architecture which can be used in the tile based rendering systems. The design involves two key components, the vertex processing unit and the triangle tiling unit. The former part is used to get the vertices transformed, clipped and projected to generate the triangle list which located in the view frustum while the latter one reads in the triangle data and determines the tile list which indicates tiles that each triangle covers. A modified Bounding BOX (BBOX) test pipeline and a mask screening technology for different overlap types is proposed and employed in the design in order to get faster triangle binning with lower power consumption. The proposed architecture works at the frequency of 270 MHz, gains 18.4 M triangles tiling/sec with a power consumption less than 122.6 mW. The chip is implemented in 0.13 um CMOS technology and consumes 2.5 x 2.5 mm² totally.

• Periodical: Applied Mechanics and Materials (Volumes 462-463)
• Pages: 1050-1054
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.462-463.1050
• Online since: November 2013
• Authors: Jia Wang, Tao Sun*, Li Zhou, Yuan Zhi Zhang, Yuan Yuan Gao
• Keywords: Architecture, GPU, Tile Co-Processor, Tile-Based Render, Triangle Tiling

References

[1] Imagination Technologies Ltd, POWERVR Series5 Graphics SGX Architecture Guide for Developers, 1. 0. 8 Ed., Imagination Technologies Ltd, (2011).

[2] T. Akenine-Moller, E. Haines, 3rd Ed., Realtime Rendering, A K Peters/CRC Press, Florida, (2008).

[3] S. O. Woo et al., Fast Tile-binning Method by detecting 1D-Overlapped Primitives, Consumer Electronics (ICCE), 2013 IEEE International Conference on, Las Vegas, NV, pp.147-148, Jan. (2013).

DOI: 10.1109/icce.2013.6486834

[4] H. Hsieh, C. Hsiao, Methods for precise false-overlap detection in tile-based rendering", In proceeding of: Computational Science and Engineering, 2009. CSE , 09. International Conference on, Volume: 2, 2009, Vancouver, BC, pp.414-419, Aug. (2009).

DOI: 10.1109/cse.2009.466

[5] I. Antochi et al., Efficient Tile-Aware Bounding-Box Overlap Test for Tile-based Rendering, System-on-Chip, 2004. Proceedings. 2004 International Symposium on, pp.165-168, Nov. (2004).

DOI: 10.1109/issoc.2004.1411177

[6] Imagination Tech. Corp, PowerVR. 3D Graphical Processing Tile Based Rendering-The Future of 3D , white paper, Imagination Tech. Corp, (2000).

[7] I. Antochi et al., Scene Management Models and Overlap Tests for Tile-Based Rendering, In Proc. EUROMICRO Symp. on Digital System Design (DSD 2004) , pp.424-431, 31 Aug. -3 Sept. (2004).

DOI: 10.1109/dsd.2004.1333306

[8] K. Karagianni et al. : IEEE Transactions on Computers, vol. 50, no. 6, p.609–622, June (2001).

[9] L. Gao et al. A low area clipping engine in 3d graphics system, CCWMC, p.491–495, (2011).

[10] Imagination Technologies, MIPS-3D ASE, http: /www. imgtec. com/mips/mips-3d-ase. asp.