Research on Multi-Channels Data Selector of Telemetry Data of BMK

Abstract:

To meet the requirement of testing project which multiple sets of devices need to be tested in one temperature test, a kind of data selector has been designed. The data selector can be controlled in computer-programs method or in manual method. It is composed of FPGA module, channel gating controller module, data receiving module, data retransmission module, indicator light module and power supply module. As the core of this testing device is designed as FPGA, its flexibility and simplicity has been enhanced. At the same time, the delay time of each channel can be set so that the precision in the transfer process has been improved accordingly. The stability and practicability have been validated through rigorous self-checking test and continuous-testing experiment. Using this data selector in engineering project can save the cost of hardware greatly, shorten the test time and improve the efficiency.

• Periodical: Applied Mechanics and Materials (Volumes 475-476)
• Pages: 236-242
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.475-476.236
• Online since: December 2013
• Authors: Qiang Zhou, Feng Wei Si
• Keywords: BMK, Data Selector, FPGA, Telemetry Data

References

[1] LIU Jian-ying. Design of digital telemetry receiving device of a missile flight control system [J]. AERO WEAPONRY, 2007, (1): 57- 61.

[2] REN Zi-long, LIN Qing-song. Realization for BMK telemetry data acquisition based on FPGA. AERO WEAPONRY, 2010 No. 4.

[3] Pan Jian-guo, Que Pei-wen, Lei Hua-ming. Design of data acquisition system with high speed andlarge capacity based on FPGA. ELECTRONIC MEASUREMENT TECHNOLOGY, 2008, 31 (9): 6-169.

[4] Zhou Jian, Yan Jian-guo, Zhou Zhi-jiu. Application of CPLD in data acquisition system for inertial measurement unit [J]. ELECTRONIC MEASUREMENT TECHNOLOGY, 2008, 31 (11): 80-82.

[5] Shan Li-chao, Xie Xue-song, Zhang Xiao-ling，Li Chao. Research of multiplexing technology for hybrid telemetry data based on FPGA. EMBEDDED TECHNOLOGY, 2012, 38 (10): 12-18.

[6] Song Xue-rui, Cai Zi-yu, Duan Qing-qing. Design of synchronous digital multiplex system based on FPGA. COMPUTER MEASUREMENT & CONTROL, 2008. 16(8): 1174-1176.

[7] Qian Yuan, Guo Ying. Study on design method of telemetering data processing interface based on FPGA technology. JOURNAL of DETECTION & CONTROL, 2006. 38 (3): 60-63.

[8] S Palnitkar. Verilog HDL A Guide to Digital Design and Synthesis, 2th Edition. SunSoft Press A Prentice Hall Title, (2003).