JPEG Image Decoding and Display System Design Based on ZedBoard Development Platform

Qiong Wu; Yao Tian Zhang; Jun Wang

doi:10.4028/www.scientific.net/AMM.513-517.2476

Paper Titles

Researches on 3D Modeling of Geographic Elements and Integrating with Terrain Model
p.2457

A Network Model of P2P Extending to Private Network
p.2464

Research on Building the Cloud Platform Based on Hadoop
p.2468

Research of Cloud Storage Based on Hadoop Distributed File System
p.2472

JPEG Image Decoding and Display System Design Based on ZedBoard Development Platform
p.2476

Standard Interchange Protocol 2: Theory, Design and Implementation
p.2480

Design and Implementation of Intelligent Baby Room Monitoring System Based on the Internet of Things
p.2484

A Study on the Design Method of the Real-Time System Software Based on RTOS
p.2487

Design and Development of As-Built Documents Management System Based on BIM
p.2492

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 513-517JPEG Image Decoding and Display System Design...

JPEG Image Decoding and Display System Design Based on ZedBoard Development Platform

Abstract:

JPEG decoding algorithm has become an international mainstream image compression standard, because of its wide range of applications, easy implementation, supporting for lossless compression and other characteristics [. This thesis is to explain how to design a high-resolution JPEG image decoding system architecture, which supports for real-time display and has good scalability as well. We choosing newly developed ZedBoard development board of Xilinx corporation as development platform and EDK (Embedded Development Kit) as development environment [. The design flow is to read JPEG stream data stored in DDR and store the decoding data in DDR after finishing the hardware decoding. Finally we use VDMA to translate the stream in order to display on a monitor connected to the HDMI interface. In this system, we adopt AXI bus with a hierarchical technology to achieve IP interconnection, adopt hardware decoding to achieve high-resolution image decoding and adopt VDMA hardware data movement to achieve real-time display based on ARM Cortex A9 dual-core processor software design.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 513-517)

Pages:

2476-2479

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.513-517.2476

Citation:

Cite this paper

Online since:

February 2014

Authors:

Qiong Wu*, Yao Tian Zhang, Jun Wang

Keywords:

AXI Bus, HDMI, Ip Core, JPEG

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Hai Cheng. JPEG and MPEG standard profile[J]. Journal of Taiyuan normal college: Natural Science, 2006. (In Chinese).

Google Scholar

[2] Jiahua Lu. An embedded system hardware and software collaborative design practical guide: based on Zynq [M]. Beijing. Chinese Machine Press , 2013. 1. (In Chinese).

Google Scholar

[3] Yuan Zhong. Technical manual of HDMI and the display of HD-JPEG[J]. Shanxi Province. Computer Technology and Development , 2006. (In Chinese).

Google Scholar

[4] Bin He. Xilinx SoC compete training courses [M]. Beijing. Higher Education Press , 2007. (In Chinese).

Google Scholar

[5] Xilinx Corporation. Zynq-7000 All Programmable SoC[Z]. 2013. 5.

Google Scholar