Research on Network-on-Chip Dynamic and Adaptive Algorithm and Choice Strategy

Abstract:

With further increase of the number of on-chip device, the bus structure has not met the requirements. In order to make better communication between each part, the chip designers need to explore a new structure to solve the interconnection of on-chip device. The paper proposes a network-on-chip dynamic and adaptive algorithm which selects NoC platform with 2-dimension mesh as the carrier, incorporates communication energy consumption and delay into unified cost function and uses ant colony optimization to realize NOC map facing energy consumption and delay. The experiment indicates that compared with random map, single objective optimization can separately saves (30%~47 %) and ( 20%~39%) in communication energy consumption and execution time compared with random map, and joint objective optimization can further excavate the potential of time dimension in mapping scheme dominated by the energy.

• Periodical: Applied Mechanics and Materials (Volume 539)
• Pages: 296-302
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.539.296
• Online since: July 2014
• Authors: Dong Li
• Keywords: Delay, Energy Consumption (EC), Map, Network-on-Chip (NoC), System on Chip (SoC)

References

[1] Greenberg R I, Oh H C. Universal wormhole routing[J]. IEEE Computer Society, 1997, 8(3): 254-262.

[2] Ni L M, McKinley P K. A survey of wormhole routing techniques in direct networks[J]. IEEE Tran. -on - Computers, 1993, 23 (2): 62-76.

DOI: 10.1109/2.191995

[3] Song Tingqiang, Liu Chuanlai, Li Sikun. Research on IP core application technology in SoC design [J]. Journal of Qingdao Institute of Chemical, 2003, 23(3): 260-263.

[4] Ge Chenyang, Xu Weipu, Sunfei. Study on IP multiplex technique[J]. Microelectronics Journal，2002, 32(4): 257-260.

[5] Ji Hongbin, Jiang Bin, Wei Jinghe. C*Bus- an all-purpose Soc bus structure [J]. China Integrated Circuit, 4: 32 - 39.

[6] Yang Shengguang, Li Li, Gao Minglun, Zhang Yuang. NOC mapping method facing energy consumption and delay [J]. Acta Electronica Sinica, 2008，5：937-941.

[7] Luca Benini, Giovanni De Micheli. Network on chips: a new SoC paradigm [J]. IEEE Computer, 2002, 35(1): 70 - 78.

DOI: 10.1109/2.976921

[8] Axel Jantsch, Hannu Tenhunen (Editors). Networks on Chip [J]. Boston: Kluwer Academic Publishers , 2003：3-18.

DOI: 10.1016/s0026-2714(04)00110-6

[9] Dally W J, Towles B. Route Packets Not Wires: On-Chip Interconnection Networks [J]. Proc of DAC[J]. Las Vegas, Nevada, da, USA: IEEE, 2001: 684 - 689.

DOI: 10.1145/378239.379048

[10] Shashi Kumar et al. A network on chip architecture and design methodology[A]. VLSI'02 [J]. IEEE, 2002. 105 - 112.