Research of a Mixed-Signal Programmable SoC Based on FPAA

Abstract:

This paper presents a novel architecture for mixed-signal SoC, which integrates a Field Programmable Analog Array (FPAA) into a SoC based on 32-bit RISC CPU. The FPAA unit can be configured as Filter, Comparator, Gain Amplifier, and so on. The proposed mixed-signal SoC can transform the intermediate frequency (IF) analog signal to baseband digital signal and realize the real-time baseband signal processing, besides this, which can transmit the modulated IF signals which are converted from baseband signals by digital up-conversion (DUC). The proposed mixed-signal SoC is a transceiver on chip actually, due to the internal integrated IPs, such as ADC, DAC, DDC and DUC, which can provide smaller board area, lower power consumption and the system cost for the product development of transceiver. This design will have a good potential for wireless communication applications.

• Periodical: Applied Mechanics and Materials (Volumes 556-562)
• Pages: 1741-1744
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.556-562.1741
• Online since: May 2014
• Authors: Jun Deng*, Hua Yong Tan, Lun Cai Liu, Lin Tao Liu
• Keywords: Configurable Analog Block, Field Programmable Analog Array, Mixed-Signal Programmable SoC, Transceiver

References

[1] L. Dorie and O. Hammami. A Combined FPAA-FPGA Platform for Mixed-Signals Design Space Exploration, in Proc. IEEE Electronics, Circuits and Systems, 2005, pp.1-4.

DOI: 10.1109/icecs.2005.4633560

[2] J. Becker, Y. Manoli, A Continuous-time field Programmable Analog Array (FPAA) Consisting of Digitally Reconfigurable GM-CELLS, in Proc. Of ISCAS 2004, May 23-26, 2004, Vancouver, Canada.

DOI: 10.1109/iscas.2004.1328389

[3] Satyaki Koneru, Edward K.F. Lee and Connie Chu. A Flexible 2-D Switched-Capacitor FPAA Architecture and Its Mapping Algorithm, in Proc. Circuits and Systems, vol. 1, pp.296-299, Aug: (1999).

DOI: 10.1109/mwscas.1999.867265

[4] Wen-Hui Fu, Jun Jiang, Xi Qin, et al. A Reconfigurable Analog Processor Based on FPAA with Coarse-grained, Heterogeneous Configurable Analog Blocks, in Proc. Field Programmable Logic and Applications (FPL), pp.211-216, Aug. 31-Sept. 2, (2010).

DOI: 10.1109/fpl.2010.50

[5] Jun Deng, Xu Huang, Lintao Liu, et al. Design and Implementation of a Mixed SoC for IF digital Software Radio Receiver, in Proc. Sixth International Conference on Advanced Computational Intelligence (ICACI2013), Oct: (2013).

DOI: 10.1109/icaci.2013.6748513