Parallel Circuit Simulation by Using Simulation-on-Demand and Iterated Timing Analysis

Chun Jung Chen; Jenn Dong Sun; Tai Ning Yang; Chih Jen Lee

doi:10.4028/www.scientific.net/AMM.577.636

Paper Titles

Design of a Low Phase Noise VCO for WSN Applications
p.620

Design of Hardware of Smart Plant Growth Cabinet
p.624

Distributed Circuit Simulation by Using Backward-Traversing Waveform Relaxation
p.628

Miniaturization Design of the 5.8GHz RFID Antenna Based on Metamaterial
p.632

Parallel Circuit Simulation by Using Simulation-on-Demand and Iterated Timing Analysis
p.636

Realization of Real-Time Transmission of Spectrum Data Based on the uPP Interface of OMAPL138
p.640

A Programmable Frequency Divider for Multi-Standard Wireless Receivers
p.644

Computation Model and Influencing Factors Analysis for Dynamic Characteristic of Underwater Monitoring Platforms
p.651

Design of Wireless Cage Culture Monitoring System Based on Remote Programme Update
p.655

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vol. 577Parallel Circuit Simulation by Using...

Parallel Circuit Simulation by Using Simulation-on-Demand and Iterated Timing Analysis

Abstract:

This paper considers utilizing the popular ITA (Iterated Timing Analysis) algorithm in CSM (Combining Simulation Method) to do parallel large-scale circuit simulation. An automatic partitioning method for jobs of CSM is presented, in which the related load balancing issue is also discussed. All proposed methods have been implemented and tested. Experimental results justify pleasing effects of proposed methods.

You might also be interested in these eBooks

Applied Decisions in Area of Mechanical Engineering and Industrial Manufacturing

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volume 577)

Pages:

636-639

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.577.636

Citation:

Cite this paper

Online since:

July 2014

Authors:

Chun Jung Chen*, Jenn Dong Sun, Tai Ning Yang, Chih Jen Lee

Keywords:

Circuit Simulation, Parallel Computing, Relaxation-Based, Simulation-on-Demand

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] A. R. Newton and A. L. Sangiovanni-Vincentelli, Relaxation-based electrical simulation, IEEE Trans on CAD, Vol. CAD-3, pp.308-311, Oct. (1984).

Google Scholar

[2] R. A. Saleh and A. R. Newton, The exploitation of latency and multirate behavior using nonlinear relaxation for circuit simulation, IEEE Trans., Computer-aided Design, vol. 8, pp.1286-1298, December (1989).

DOI: 10.1109/43.44509

Google Scholar

[3] Chun-Jung Chen, Yu-Wei Chen, Chang-Lung Tsai, Chih-Jen Lee, and Jenn-Dong Sun, Incremental Circuit and Sensitivity Simulations Using Iterated Timing Analysis Algorithm, 2013 2nd International Conference on Materials Engineering and Automatic Control (ICMEAC 2013), Jinan, May 18-19, (2013).

DOI: 10.4028/www.scientific.net/amr.748.839

Google Scholar

[4] Martin J. Gander, Mohammad Al-Khaleel and Albert E. Ruehli, Optimized Waveform Relaxation Methods for the Longitudinal Partitioning of Transmission Lines, IEEE Trans. Circuits and System, p.1732~1743, (2009).

DOI: 10.1109/tcsi.2008.2008286

Google Scholar

[5] C. J. Chen, T. N. Yang, and J. D. Sun, The Backward-traversing Relaxation Algorithm for Circuit Simulation, IEEE Custom Integrated Circuit Conference, San Jose, California, pp.353-356, September 10-13, (2006).

DOI: 10.1109/cicc.2006.320920

Google Scholar