A Programmable Frequency Divider for Multi-Standard Wireless Receivers

Jia Feng Wang; Xiang Ning Fan; Li Tang; Xiao Yang Shi

doi:10.4028/www.scientific.net/AMM.577.644

Paper Titles

Distributed Circuit Simulation by Using Backward-Traversing Waveform Relaxation
p.628

Miniaturization Design of the 5.8GHz RFID Antenna Based on Metamaterial
p.632

Parallel Circuit Simulation by Using Simulation-on-Demand and Iterated Timing Analysis
p.636

Realization of Real-Time Transmission of Spectrum Data Based on the uPP Interface of OMAPL138
p.640

A Programmable Frequency Divider for Multi-Standard Wireless Receivers
p.644

Computation Model and Influencing Factors Analysis for Dynamic Characteristic of Underwater Monitoring Platforms
p.651

Design of Wireless Cage Culture Monitoring System Based on Remote Programme Update
p.655

Fights Behavior Detection Based on Space-Time Interest Points
p.659

Method for Non-Destructive Measurement of Leaf Area Based on Binocular Vision
p.664

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vol. 577A Programmable Frequency Divider for...

A Programmable Frequency Divider for Multi-Standard Wireless Receivers

Abstract:

A programmable frequency divider based on divider-by-2/3 structure in fractional-N frequency synthesizer is presented, including a high speed divider-by-2 providing orthogonal signals for mixer. This paper firstly introduces two structures of programmable frequency divider, and analyzes the rationality of the circuit structure. Then it presents a method to determine the parameters of CMOS transistors in SCL structure. Finally, each component of the circuit is analyzed. The simulation results show that the programmable divider can work at 1 ~ 8 GHz and generates programmable division ratio from 32 to 127. This programmable frequency divider can be used in mobile communications, satellite navigation, short distance communication and other systems.

You might also be interested in these eBooks

Applied Decisions in Area of Mechanical Engineering and Industrial Manufacturing

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volume 577)

Pages:

644-647

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.577.644

Citation:

Cite this paper

Online since:

July 2014

Authors:

Jia Feng Wang*, Xiang Ning Fan, Li Tang, Xiao Yang Shi

Keywords:

Chain of Divider-by-2/3, Division Ratio, Source Coupled Logic, Wide Band

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Yu-Che Yang, Shih-An Yu, Yu-Hsuan Liu, Tao Wang, and Shey-Shi Lu. IEEE JOURNAL OF SOLID-STATE CIRCUITS. (2006).

Google Scholar

[2] Vaucher, C.S.; Ferencic, I ; Locher,M., et al. IEEE J. Solid-State Circuits 2000, 35(7), 1039-1045.

Google Scholar

[3] Ullas Singh, Michael Green. Circuits and Systems, 2002. ISCAS (2002).

Google Scholar

[4] Z. Gu, A. Thiede. IEEE Electronics Letters, (2003).

Google Scholar

[5] Jin Jin. Design and optimization of CMOS frequency synthesizer in Chinese [D]. Shanghai Jiaotong University, (2012).

Google Scholar

[6] Heydarzadeh, Siavash, Torkzadeh, Pooya, A 12GHz programmable fractional-n frequency divider with 0. 18um CMOS technology, [C], Computer Science and Electronic Engineering Conference (CEEC), 2013 5th.

DOI: 10.1109/ceec.2013.6659440

Google Scholar

[7] Pyoungwon Park , Dongmin Park, SeongHwan Cho. IEEE Solid-State Circuits, (2012).

Google Scholar