Study on the Mapping of Streaming Application on Many-Core Architecture

Article Preview

Abstract:

Streaming program is an important application of large-scale parallel processing. The common parallel method for streaming program is not suitable for many-core architecture. For the streaming programs, this paper proposes a novel mapping method based on hardwire architecture. The method uses SPM (Scratch-Pad Memory) to transfer the data. Thus, the number of accessing shared Cache is reduced and the cost of communication is also reduced. The experimental results show the effectiveness of the method.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

298-303

Citation:

Online since:

June 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] A. K, R. Bodik, B.C. Catanzaro. The Landscape of Parallel Computing Research: A View from Berkeley, http: /www. eecs. berkeley. edu/Pubs/TechRpts/2006/EECS-2006-183. html, (2006).

Google Scholar

[2] S. C. Woo, M. Ohara, E. Torrie, et al. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, , Santa Margherita Ligure, Italy, June 1995, pages 24–36.

DOI: 10.1109/isca.1995.524546

Google Scholar

[3] I. E. Venetis and G. R. Gao. Optimizing the LU Benchmark for the Cyclops-64 Architecture. CAPSL Technical Memo 75, University of Delaware, Feb. 2007, pages 3-10.

Google Scholar

[4] B.M. Beckmann, D.A. Wood. Managing Wire Delay in Large Chip-Multiprocessor Caches. Micro'37, 2004, pages: 319 - 330.

DOI: 10.1109/micro.2004.21

Google Scholar

[5] W. Thies, V. Chandrasekha, S. Amarasinghe. A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture , pages: 356-369.

DOI: 10.1109/micro.2007.38

Google Scholar

[6] M. Bridges, N. Vachharajani, Y. Zhang, Thomas Jablin, David August. Revisiting the Sequential Programming Model for Multi-Core, IProceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, pages: 69-84.

DOI: 10.1109/micro.2007.20

Google Scholar

[7] M. I. Gordon, W. Thies, S. Amarasinghe. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, pages: 151 - 162.

DOI: 10.1145/1168857.1168877

Google Scholar

[8] W. Lin, X. C Ye, F.L. Song et al. Using write mask to support hybrid write-back and write-through cache policy on Many-core architectures, Chinese Journal of Computers, Vol 32, No. 11 , 1918-1927, Nov. (2008).

DOI: 10.3724/sp.j.1016.2008.01918

Google Scholar

[9] G. P Long, J. C Zhang, D. R Fan. Architectural Support and Evaluation of Cilk Language on Many-Core Architectures, Chinese Journal of Computers, Vol 32, No. 11 , 1975-1985, Nov. (2008).

DOI: 10.3724/sp.j.1016.2008.01975

Google Scholar