Design of Highly Efficient Self-Adaptive H.264 Loop Filter

Xin Ning Liu; Shu Fang Lu; Li Li Tan

doi:10.4028/www.scientific.net/AMM.58-60.567

Paper Titles

Research on Dimensionality Reduction Based on Neighborhood Preserving Embedding and Sparse Representation
p.547

Properties Analysis of Process Composition with Shared Resources
p.551

A Subject Trust Management Model with Multiple Decision Factors for MANET Based on Analytic Hierarchy Process
p.556

Research of Cloud Manufacturing and Resource Encapsulation Technology
p.562

Design of Highly Efficient Self-Adaptive H.264 Loop Filter
p.567

Two-Way ID Authentication and Hardware Encryption-Based Security Design of Mobile Hard Disk
p.573

The Snip Bidding in Online Auction: Empirical Evidence from the Single Unit Auction on www.taobao.com
p.579

Contact Analyses of the Patellofemoral Components in Total Knee Arthroplasty
p.584

An Impact Resistant Design to a Special Vehicle
p.589

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 58-60Design of Highly Efficient Self-Adaptive H.264...

Design of Highly Efficient Self-Adaptive H.264 Loop Filter

Abstract:

A highly efficient, single-port SRAM-based loop filter based on H.264 is presented. Hybrid edge filtering order, efficient memory organization for both on-chip SRAM and transposition buffers, and five-stage pipeline architect are adopted in the design. Efficient transposition buffer organization reduces the gate counts and the memory access times. By using hybrid edge filtering order and alternating output memory update scenario, zero stall cycle in pipeline flow is realized. To balance on-chip memory size and bus bandwidth, the design can be configured to operate in on-chip memory and off-chip memory modes.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 58-60)

Pages:

567-572

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.58-60.567

Citation:

Cite this paper

Online since:

June 2011

Authors:

Xin Ning Liu, Shu Fang Lu, Li Li Tan

Keywords:

H.264, Hybrid Filtering Order, Loop Filter, On-Chip Cache

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Iain E. G. Richardson H. 264 and MPEG-4 Video Compression: Video Coding for Next generation Multimedia[M]. John Wiley & Sons, Ltd. (2003).

DOI: 10.1002/0470869615

Google Scholar

[2] Ke Xu, Student Member, IEEE, and Chiu-Sing Choy, Senior Member, IEEE. A Five-Stage Pipeline, 204 Cycles/MB, Single-Port SRAM-Based Deblocking Filter for H. 264/AVC, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 18, NO. 3, MARCH 2008, pp.363-374.

DOI: 10.1109/tcsvt.2008.918437

Google Scholar

[3] Kyeong-Yuk Min, Jong-Wha Chong. A Memory and Performance Optimized Architecture of Deblocking Filter in H. 264/AVC, IEEE, 2007 International Conference on Multimedia and Ubiquitous Engineering(MUE'07).

DOI: 10.1109/mue.2007.21

Google Scholar

[4] C. C. Cheng, T. S. Chang, and K. B. Lee, An in-place architecture for the deblocking filter in H. 264/AVC, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 3, no. 7, pp.530-534, Jul. (2006).

DOI: 10.1109/tcsii.2006.875323

Google Scholar

[5] T. M. Liu, W. P. Lee, and C. Y. Lee. Blocking filter with hybrid filtering schedule, IEEE Trans. Circuits Syst. Video Technol., vol. 17, no. 7, pp.937-943, Jul. (2007).

DOI: 10.1109/tcsvt.2007.897467

Google Scholar