Design of Handheld Oscilloscope Based on FPGA and Dual-ADCs

Article Preview

Abstract:

STM32 as an embedded processor is utilized as the control unit of the handheld oscilloscope, and the data is processed by the FPGA. Voltage signal is collected by probes, and then converted into digital signal after being amplified. Digital signal is showed on the TFT screen after the FIFO processing in FPGA and digital signal processing .The dual ADCs are used to convert analog signal into digital signal so as to double sampling rate, which is an effective and economic way to improve the performance of oscilloscope. At the same time, the figure displayed on the screen can be adjusted manually and provide the information of voltage and frequency. The test results show that the oscilloscope has very good performance.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

2518-2521

Citation:

Online since:

August 2014

Authors:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Gregory B.A. An Introduction to Electrical Instrumentation and Measurement Systems, MACMILLAN, (1981).

Google Scholar

[2] Shakeb A. Khan1, A. K. Agarwala, D.T. Shahani. Implementation of Advance Oscilloscope Triggering Scheme on FPGA. IEEE IMTC. 2005: 407-411.

DOI: 10.1109/imtc.2005.1604147

Google Scholar

[3] Wang Yuhui, Dai Ju. A new-type high-speed data sampling circuit based on FPGA and its application in flowmeter. IEEE CAR. 2010 454-457.

DOI: 10.1109/car.2010.5456595

Google Scholar

[4] GAO Jinding, HOU Yubao, SU Long. Design of High-Speed Sampling and Adaptive Filtering System. IEEE ICICTA. 2011: 506-508.

DOI: 10.1109/icicta.2011.411

Google Scholar

[5] Cristian Sisterna, Marcelo Segura, Martin Guzzo, Gustavo Ensinck, Carlos Gil. FPGA implementation of an ultra-high speed ADC interface. IEEE SPL. 2011: 161-166.

DOI: 10.1109/spl.2011.5782642

Google Scholar

[6] Priya Gupta, Nitesh Kumar. Interfacing 16-bit 1-MSPS CMOS ADC to FPGA based signal processing card. IEEE WICT. 2011: 1253-1258.

DOI: 10.1109/wict.2011.6141428

Google Scholar

[7] Toshihiro Ide, Tomoki Yokoyama. A study of deadbeat control for three phase PWM inverter using FPGA based hardware controller. IEEE PESC. 2004: 50-53.

DOI: 10.1109/pesc.2004.1355712

Google Scholar

[8] Tao Lin, Zhou Zhengou. The Implementation of 100MHz Data Acquisition Based on FPGA. IEEE IWSOC. 2003: 287-291.

DOI: 10.1109/iwsoc.2003.1213050

Google Scholar