A 16 Bit 250MSPS Pipeline ADC

Abstract:

In this paper, a 16 bit 250MSPS pipelined ADC is presented. To alleviate noise induced by mismatching of the MDAC sampling network and comparator sampling network, scaling network structure is applied; to implement high-speed sampling, a high-efficient front-end circuit structure is presented; to further improve the sampling rate, a double duty cycle clock circuit is presented; to improve the linearity of the ADC, the sample and hold circuit is removed and the improved clock controlled boost circuit is used. Simulation confirms that the ADC shows more than 95dB of SFDR for a 25.39-MHz sinusoidal input at 2Vpp at full sampling rate from a 0.18um CMOS process.

• Periodical: Applied Mechanics and Materials (Volumes 602-605)
• Pages: 2744-2747
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.602-605.2744
• Online since: August 2014
• Authors: Ting Li*, Yong Zhang, Yan Wang, Lu Liu, Xu Wang
• Keywords: ADC, Boost, Double Duty Cycle Clock, Front-End, Pipeline

References

[1] T. Li, L. Liu, Y. Wang, Y. Zhang and X. Wang, ICSICT (2012), p.1011.

[2] B.G. Lee, B.M. Min and G. Manganaro, IEEE J. Solid-State Circuits, vol. 43(2008), p.2613.

[3] Dong-Young Chang, Trans. Cir and Sys. I: vol. 51(2004), p.2123.

[4] Alfio Zanchi, IEEE J. Solid-State Circuits, vol. 40(2005), p.1225.

[5] Behzad Razavi, Design of analog CMOS integrated circuits (2001).