p.367
p.371
p.374
p.378
p.381
p.385
p.389
p.393
p.397
High Speed Data Transfer System Based on the USB3.0 Technology
Abstract:
A data acquisition system is introduced based on FPGA and USB3.0 to achieved high transfer rate. FPGA control AD and manage the DDR RAM buffer. The USB connect model is synchronous Slave FIFO. The multi data buffer queue structure is selected as the data structure. The testing results show that the average storage rate is 229.1MByte/s.When using two hard disk, the rate can reach to 289.8MByte/s.Some key factors affect the transfer rate is also discussed.
Info:
Periodical:
Pages:
381-384
Citation:
Online since:
September 2014
Authors:
Keywords:
Price:
Сopyright:
© 2014 Trans Tech Publications Ltd. All Rights Reserved
Share:
Citation: