Research and Design of Asynchronous FIFO Based on FPGA

Abstract:

In this article, a design method of asynchronous FIFO memory based on FPGA is put forward. With FPGA as the core controller, We adopt Verilog HDL and top-down design method to build a top-level module design and also analyze the mark logic of asynchronous FIFO and the elimination of semi-stable state under Quartus II development platform. Besides, with the application of Gray code conversion technology, not only the reliable transmission of data is guaranteed but also design efficiency is improved. Through contrast experiment analysis and simulation test, the validity and reliability of asynchronous FIFO memory are verified, meeting the basic requirement that FIFO can hold more enough data without spillovers despite the fullness of data.

• Periodical: Applied Mechanics and Materials (Volumes 644-650)
• Pages: 3440-3444
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.644-650.3440
• Online since: September 2014
• Authors: Bing Qi Liu*, Ming Zhe Liu, Gang Yang, Xiao Bo Mao, Huai Liang Li
• Keywords: Asynchronous FIFO, FPGA, Gray Code, Semi-Stable State, Synchronizer

References

[1] H.Z. Xiang, Z. J. Zhang, P. Wang: PARTS & APPLICATIONS. 36(2012), pp.41-43.

[2] X.F. Yu, X.B. Liu, B. L. Hu: Nuclear Electronics &Detection Technology. 30(2010), pp.59-62.

[3] Clifford E Cummings. Synthesis and scripting techniques for designing multi-asynchronous clock designs[ Z] . SNUG, 2001. 1-26.

[4] Clifford E Cummings, Peter Alfke. Simulation and synthesis techniques for asynchronous FIFO design with asynchronous pointer comparisons[ Z] . SNUG, 2002. 1-18.

[5] H. Yu, X. Y. Fan: MICROELECTRONICS & COMPUTER. 24(2007), pp.210-217.

[6] J.J. Wu, H.N. Cai, C. Wang: Alter FPGA/CPLD Design(POSTS&TELECOM PRESS, Beijing 2013).