A Study on Reconfiguring On-Chip Cache with Non-Volatile Memory

Abstract:

NVM has become a promising technology to partly replace SRAM as on-chip cache and reduce the gap between the core and cache. To take all advantages of NVM and SRAM, we propose a Hybrid Cache, constructing on-chip cache hierarchies with different technologies. As shown in article, hybrid cache performance and power consumption of Hybrid Cache have a large advantage over caches base on single technologies. In addition, we have shown some other methods that can optimize the performance of hybrid cache.

• Periodical: Applied Mechanics and Materials (Volumes 644-650)
• Pages: 3421-3425
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.644-650.3421
• Online since: September 2014
• Authors: Ming Qian Wang*, Jie Tao Diao, Nan Li, Xi Wang, Kai Bu
• Keywords: Architecture, Hybrid Cache, NVM, Performance, Power Consumption

References

[1] B. Jacob, S.W. Ng, and D.T. Wang, Memory systems: cache, DRAM, disk, Morgan Kaufmann Pub, (2007).

[2] Burr, G.W.; Kurdi, B.N.; Scott, J.C.; Lam, C.H.; Gopalakrishnan, K.; Shenoy, R.S., Overview of candidate device technologies for storage-class memory, IBM Journal of Research and Development , vol. 52, no. 4. 5, p.449, 464, July (2008).

DOI: 10.1147/rd.524.0449

[3] Perez, T.; Calazans, N. L V; De Rose, C.A.F., A preliminary study on system-level impact of persistent main memory, Quality Electronic Design (ISQED), 2012 13th International Symposium on , vol., no., p.84, 90, 19-21 March (2012).

DOI: 10.1109/isqed.2012.6187478

[4] S. Eilert and et al. Phase change memory (pcm): A new memory technology to enable new memory usage models, Numonyx white paper, (2009).

DOI: 10.1109/imw.2009.5090604

[5] Drepper U. What every programmer should know about memory[J], Red Hat, Inc, (2007).

[6] Xue, C.J.; Guangyu Sun; Youtao Zhang; Yang, J. Joshua; Yiran Chen; Hai Li, Emerging non-volatile memories: Opportunities and challenges, Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2011 Proceedings of the 9th International Conference on , vol., no., p.325, 334, 9-14 Oct. (2011).

DOI: 10.1145/2039370.2039420

[7] Xiaoxia Wu; Jian Li; Lixin Zhang; Speight, E.; Ram Rajamony; Yuan Xie, Design Exploration of Hybrid Caches with Disparate Memory Technologies, ACM Transactions on Architecture and Code Optimization, Vol. 7, No. 3, Article 15, Pub. date: December (2010).

DOI: 10.1145/1880037.1880040

[8] Xiaoxia Wu; Jian Li; Lixin Zhang; Speight, E.; Ram Rajamony; Yuan Xie, Hybrid Cache Architecture with Disparate Memory Technologies, " ISCA, 09, June 20–24, 2009, Austin, Texas, USA.

DOI: 10.1145/1555754.1555761

[9] Yongsoo Joo; Sangsoo Park, A Hybrid PRAM and STT-RAM Cache Architecture for Extending the Lifetime of PRAM Caches, Computer Architecture Letters , vol. 12, no. 2, p.55, 58, July-Dec. (2013).

DOI: 10.1109/l-ca.2012.24

[10] Byung-Do Yang; Jae-Eun Lee; Jang-Su Kim; Junghyun Cho; Lee, Seung-Yun; Byoung-Gon Yu, A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme, Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on , vol., no., p.3014, 3017, 27-30 May (2007).

DOI: 10.1109/iscas.2007.377981

[11] Xiangyu Dong; Yuan Xie, System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs), Design Automation Conference, 2009. ASP-DAC 2009. Asia and South Pacific , vol., no., p.234, 241, 19-22 Jan. (2009).

DOI: 10.1109/aspdac.2009.4796486

[12] Flautner, K.; Nam Sung Kim; Martin, S.; Blaauw, D.; Mudge, T., Drowsy caches: simple techniques for reducing leakage power, Computer Architecture, 2002. Proceedings. 29th Annual International Symposium on , vol., no., p.148, 157, (2002).

DOI: 10.1109/isca.2002.1003572