Design of Custom AXI4 IP Based on AXI4 Protocol

Abstract:

In addition to its own function, the realization of the custom AXI4 IP ,to a large extent,depends on the development tools.The method of custom AXI4 IP is mainly introduced in this paper.The Xilinx Vivado Design Suite is the development environment for custom AXI4 IP.The generated IP is a AXI4 slave IP which implements the data access.In order to accurately verify the AXI4 slave IP,an embedded system on a chip is created to make a processor and the generated slave IP link together.TheZynq-7000 All Programmable SoC is fully taken advantage of to prove that the AXI4 slave IP functions well.A simple application program runs in a SoC.The terminal that can display output results shows the slave IP work well and gets the desired results.

• Periodical: Applied Mechanics and Materials (Volumes 687-691)
• Pages: 2326-2330
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.687-691.2326
• Online since: November 2014
• Authors: Yong Yang Zou, Ming Chen, Kang Lin Wei
• Keywords: AXI4, Intellectual Property (IP), System on Chip (SoC), Vivado, Zynq-7000

References

[1] ARM, AMBA AXI Protocol Specification (Rev 2. 0). Information onhttp: /www. arm. com.

[2] Shaila S Math, Manjula R. B, Survey of system on chip buses based on industry standards, Conference on Evolutionary Trends in Information Technology(CETIT), Bekgaum, Karnataka, India, p.52, May (2011).

[3] S. S. Math, R. B. Manjula, S. S. Manvi, and P. Kaunds, Data transactions on system-on-chip bus using AXI4 protocol, in 2011 International Conference On Recent Advancements In Electrical, Electronics And Control Engineering, 15-17 Dec. 2011, Sivakasi, pp.423-427.

DOI: 10.1109/iconraeece.2011.6129797

[4] Information on http: /www. xilinx. com/support/documentation/ip_documentation/axi_ref_guide /latest/ug761_axi_reference_guide. pdf.

[5] Information on http: /www. xilinx. com/support/documentation/sw_manuals/xilinx2014_2/ug910 -vivado-getting-started. pdf.

[6] Winterstein, F., Bayliss, S., andConstantinides, G.A., High-Level Synthesis of Dynamic Data Structures: A Case Study Using Vivado HLS, Field-Programmable Technology (FPT), 2013 International Conference on, 9-11 Dec. 2013, Kyoto, p.362 – 365.

DOI: 10.1109/fpt.2013.6718388

[7] K. Glette, J. Torresen, M. Yasunaga, and Y. Yamaguchi, On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition, in The 1st NASA/ESA Conference on Adaptive Hardware and Systems. Los Alamitos, CA, USA: IEEE Computer Society, 2006, p.373.

DOI: 10.1109/ahs.2006.55

[8] Z. Vasicek and L. Sekanina, An evolvable hardware system in XilinxVirtex II Pro FPGA, International Journal of Innovative Computing and Applications, vol. 1, no. 1, p.63–73.

DOI: 10.1504/ijica.2007.013402

[9] Information on http: /www. xilinx. com/support/documentation/user_guides/ug585-Zynq-7000- TRM. pdf.

[10] Information on http: /www. xilinx. com/support/documentation/boards_and_kits/zc702_zvik/ug 850-zc702-eval-bd. pdf.

[11] Informationon http: /www. xilinx. com/support/documentation/user_guides/ug821-zynq-7000- swdev. pdf.