A Real-Time Sequence Detection Algorithm for Floating Point Unit Design

Abstract:

Sequence detection is used in many algorithms and applications. Sequences are different depending on different demands. In the process of floating-point CORDIC coprocessor design,data are need to change from floating point format to fixed point format. This process is necessary to detect the number of consecutive zeros. We design the leading-zero-counting algorithm to achieve this function, and this conversion process is completed in a very fixed short time, to ensure the needs of the floating point CORDIC coprocessor.

• Periodical: Applied Mechanics and Materials (Volumes 687-691)
• Pages: 3494-3497
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.687-691.3494
• Online since: November 2014
• Authors: Wei Sun, Jun She An, Shuang Yang
• Keywords: CORDIC, FPGA, Hardware Algorithm, Sequence Detection, Transcendental Function

References

[1] H. Hauang L.Y. Xiao and J.M. Liu: Circuits Systems and Signal Processing, Vol. 3(2014) No. 33,P. 799-814. (In Chinese).

[2] D.P. Liu H.Z. Liu and L. Zhou: Circuits Systems and Signal Processing, Vol. 3(2014) No. 33,P. 781-797. (In Chinese).

[3] VOLDER J.E.: Electronic Computers, IRE Transations on, Vol. 3(1959), pp.330-334.

[4] Walther J.S.: Spring Joint Coputer Conference, F, 1971. ACM.

[5] Y.H. Hu and Z. Wu: Signal Processing, IEEE Transations on, Vol 43(1995), No. 1, pp.331-336. (In Chinese).