Asynchronous Sampling Rate Conversion of Digital Audio Signal

Article Preview

Abstract:

At present, in the digital audio processing sampling rate is respectively 32 kHz, 44.1 kHz, 48 kHz [1]. Because of the different criteria, there is much inconvenience in the process of research. Therefore, the sampling rate converter is a must, between any two kinds of sampling rate. In synchronous sampling rate conversion, you can use decimation and interpolation for sampling rate conversion, but in the asynchronous sampling rate system, due to the different input clock pulse with the output clock pulse, the above method cannot achieve. Therefore we introduce the fractional delay filter sampling rate conversion. This article introduces the principle of the sampling rate conversion and the fractional delay filter based on Farrow structure. At last, we simulate asynchronous sampling rate conversion of audio signal through the MATLAB.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

4093-4096

Citation:

Online since:

November 2014

Authors:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Y. Katsumata and O. Hamada. IEEE Int. Conf. Acoustics, Speeh, Signal Processing ICASSP'86, Tokyo, Japan, S. 33-36, (1986).

Google Scholar

[2] P. P. Vaidyanathan, Multirate Systems and Filter Banks,. Englewood.

Google Scholar

[3] Cliffs, NJ: Prentice-Hall, 1993.S. Park, A real-time method for sample-rate conversion from CD toDAT, in Proc. IEEE Int. Conf. Consumer Electronics, Jun. 1990, p.360–361.

DOI: 10.1109/icce.1990.665993

Google Scholar

[4] C. W. Farrow, A continuously variable digital delayelement, in Proc. 1988 IEEE Int. Symp. Circuits and Systems, Espoo, Finland, vol. 3, pp.2641-2645, June, (1988).

Google Scholar

[5] L. Erup. F. M. Gardner, Interpolation indigital modems - Part II: Implementation and performance, IEEE Trans. Comm., vol. 41, no. 6, pp.998-1008, lune, (1993).

DOI: 10.1109/26.231921

Google Scholar

[6] Marek Blok. 2012 IEEE Int, Proceedings of the Federated Conference on Computer Science and Information Systems p.701–706.

Google Scholar

[7] Kyung-Ju Cho, Ji-Suk Park, Byeong-Kuk Kim, Jin-Gyun Chung, Keshab K. Parhi, IEEE Transactions Oncircuits And Systems-II: Express Briefs, VOL. 54, NO. 1, January (2007).

DOI: 10.1109/iscas.2003.1205799

Google Scholar