Design of the Parallel to Serial Communication Conversion System Based on FPGA

Abstract:

In this paper, a special communication conversion system from parallel to serial is implemented by FPGA (Field Programable Gate Array). The designs of the structure, the hardware and the software are described in detail. And the performance of the designed system is testified by both timing simulation and experiment, which prove the design to be simple and reliable.

• Periodical: Applied Mechanics and Materials (Volumes 701-702)
• Pages: 1132-1135
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.701-702.1132
• Online since: December 2014
• Authors: Jun Yong Lu*, Fang Ming Tu, Xiao Zhang
• Keywords: FPGA (Field-Programable Gate Array), Parallel to Serial Communication Conversion System, Timing Analysis

References

[1] Yun Ge, Ning Wu: Design and Implementation of an FPGA-based High-precision Frequency Voltage Conversion System(in Chinese). Electronic Science and Technology: Vol. 27(2014).

[2] Radosław Cieszewski, Maciej Linczuk, Krzysztof Pozniak and Ryszard Romaniuk: Review of parallel computing methods and tools for FPGA technology. Proceedings of SPIE (2013).

DOI: 10.1117/12.2035385

[3] Faust Mathias, Chang Chip-Hong: Bit-parallel multiple constant multiplication using look-up tables on FPGA. IEEE International Symposium on Circuits and Systems (2011).

DOI: 10.1109/iscas.2011.5937651

[4] Daoud Luka, Zydek Dawid, Selvaraj Henry: A Survey on Design and Implementation of Floating Point Adder in FPGA. International Conference on Systems Engineering (2014).

DOI: 10.1007/978-3-319-08422-0_129

[5] Saad Hani, Ould-Bachir Tarek et al: Real-time simulation of MMCs using CPU and FPGA. IEEE Transactions on Power Electronics (2014).

DOI: 10.1109/tpel.2013.2282600