Quick Median Filtering Algorithms Based on FPGA

Article Preview

Abstract:

Median filtering is an important approach in digital image processing for noise elimination. An improved median filtering algorithm (IMFA) is proposed which can be implemented with only 17 comparisons and 6 clocks delay for 3×3 median filtering mathematical model based on field programmable gate array (FPGA). The algorithm benefits from the parallel processing and pipelining structure of FPGA hardware. At first, the characteristics, basic operational principle and computing process of the IMFA are presented. And then the algorithm using modular technique and top-down design flow methodology with Verilog HDL are programed. At last, some simulation verifications for the algorithm by ModelSim and experimental verification on FPGA hardware platform are carried out. The IMFA can get a large number of data throughput and more quickly processing speed and less hardware resources than similar filtering algorithms.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

325-329

Citation:

Online since:

December 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2015 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Gavin L, Saeid N. FPGA implementation of a median filter. TENCON'97 IEEE Region 10 Annual Conference. Australia. (1997) 437-440.

Google Scholar

[2] LI Xin-Chun, ZHAO Lu. Implementation of FPGA Based on Median Filtering Algorithms Filter. Computer systems & applications. Vol. 20 No. 9 (2011) 82-85.

Google Scholar

[3] CHEN Jiacheng, XU Xiping, WU Qiong. Research and Hardware Design of Filtering Algorithms Base on FPGA. Journal of Changchun University of Science and Technology (Natural Science Edition), Vol. 31 No. 1(2008) 8-14.

Google Scholar

[4] ZHANG Jie. Digital Image Processing Based on FPGA. Wuhan University of Science and Technology. (2009).

Google Scholar

[5] HOU Fa-zhu, PENG Chu-wu, FANG Liang. Image Median Filer Algorithm and FPGA Implementation. Microcomputer Information. Vol. 27 No. 1(2011) 69-70.

Google Scholar