The Design of Image Acquisition and Preprocess System Based on FPGA

Article Preview

Abstract:

To deal with the large amount of data and complex computing problems during high-speed image acquisition, the image acquisition and preprocess system based on FPGA is designed in the paper. In order to obtain continuous and integrity of image data streams, the design has completed the acquisition of CCD camera video signal and implementation of de-interlacing ping-pong cache. The fast median filtering algorithm is used for image preprocessing, and finally the preprocessed image data is displayed on CRT. Experiments indicate that the design meets requirements of image sample quality and balances the real-time demand.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

4269-4273

Citation:

Online since:

July 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Xianbo Zhou, Longling FENG. A study on image acquisition technology based on DSP and FPGA [J]. Optical Technique Vol. 32 (2006), pp.141-143, in Chinese.

Google Scholar

[2] Yang Fei. Design on the System of FPGA Image Capture and Pre-processing in Video Detection [D]. Nan Jing. HoHai University (2006), in Chinese.

Google Scholar

[3] Data Sheet of SAA7111A Enhanced Video Input Processor. Philips Semiconductors (1998).

Google Scholar

[4] Data Sheet of IS61LV51216 512K x 16 High Speed Asynchronous CMOS Static RAM. Integrated Silicon Solution (2005), in Chinese.

Google Scholar

[5] Yan Gao, Yan He: Design of image sampling system based on FPGA. Wuhan (southern nine provinces) Electrical Theory Society and 22nd Annual Meeting (2010), pp.225-227, in Chinese.

Google Scholar

[6] Kuang Yan. Research and Implementation of Image Collection and Processing System Based on FPGA and DSP [D]. Guang Dong, South China University of Technology (2010), in Chinese.

Google Scholar

[7] TI. THS8133 Datasheet (2000).

Google Scholar