An Analog-Digital Clock DLL Control Circuit Used for High-Speed High-Resolution Digital-to-Analog Converter

Tie Hu Li; Rui Tao Zhang; Wei Dong Yang; Guang Bing Chen

doi:10.4028/www.scientific.net/AMM.716-717.1293

Paper Titles

Design of Voice Signal Visualization Acquisition System Based on Sound Card and MATLAB
p.1272

A Design of Powered Device Interface Chip under PoE System
p.1277

An Improved Adaptive Beamforming Method for Spatially Non-Collocated Vector Sensor Array
p.1283

Optimum Design Algorithms and Simulation Analysis of Power Transmission Network Based on EPOCHS
p.1288

An Analog-Digital Clock DLL Control Circuit Used for High-Speed High-Resolution Digital-to-Analog Converter
p.1293

A New Method of Doppler Frequency and DOA Estimation Based on Gradient-Time-Delay
p.1298

Research of the VLF Atmospheric Noise Statistical Prediction
p.1303

Research on the Effects of Iron Loss to the Maximum Wind Power Point Tracking
p.1308

Energy-Efficient Resource Allocation in CoMP Systems with Backhaul Capacity Constraints
p.1312

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 716-717An Analog-Digital Clock DLL Control Circuit Used...

An Analog-Digital Clock DLL Control Circuit Used for High-Speed High-Resolution Digital-to-Analog Converter

Abstract:

An analog-digital clock delay locked loop (DLL) control circuit is proposed to detect and adjust the analog-digital clock phase difference in real time in a 14-bit 2GSPS digital-to-analog converter (DAC). To achieve a reasonable analog-digital clock phase difference, a digitally controlled delay line (DCDL) should be able to provide a total clock delay up to 1024ps. Such fine control is realized by a control block tracking and maintaining the precise phase relationship between analog and digital clock domains. The control circuit is realized by designing a digital finite state machine (FSM) carefully. The proposed circuit is implemented in 0.18μm CMOS technology. Simulation results show that the proposed circuit performs well in various conditions in high speed data transmission applications.

You might also be interested in these eBooks

Mechanical Engineering and Materials Science

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 716-717)

Pages:

1293-1297

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.716-717.1293

Citation:

Cite this paper

Online since:

December 2014

Authors:

Tie Hu Li*, Rui Tao Zhang, Wei Dong Yang, Guang Bing Chen

Keywords:

Control Algorithm, Delay Locked Loop, Digital to Analog Converter, Finite State Machine

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Y.T. Yang, Z.M. Zhu, Z. Zhu. High Speed CMOS Data Converters (Science Press, China 2006).

Google Scholar

[2] P. Luo: Proceedings of 3rd International Conference on Advanced Engineering Materials and Technology, Zhangjiajie, May 11-12, 2013, p.2471.

Google Scholar

[3] P.X. Wang, J.M. Lai: Proceedings of 2012 IEEE International Conference on Solid-State and Integrated Circuit Technology, Xi'an, October 29-November 1, (2012).

Google Scholar

[4] Y.S. Shin, J. K. Wee, J. C. Ha, J. H. Lim, Y. J. Kim, Y. S. Son: J. Circuit. Syst. Comp, Vol. 20 (2011), p.741.

Google Scholar

[5] G. Manganaro, S. U. Kwak, A. R. Bugeja: IEEE J. Solid-State Circuits, Vol. 39 (2004), p.1829.

Google Scholar

[6] T. Xanthopoulos: Clocking in Modern VLSI Systems (Springer, USA 2009).

Google Scholar

[7] E. Brunvand: Digital VLSI Chip Design with Cadence and Synopsys CAD Tools (Pearson Education Asia LTD. and Publishing House of Electronics Industry, China 2009).

Google Scholar