A Visual Dependency Analysis Method Based on VHDL

Abstract:

Modern complex circuits are described in very high speed integrated circuit hardware description language (VHDL) and difficult to verify. This paper proposes a systematic and visual dependency analysis method based on VHDL. The dependency relationships including control dependency, data dependency, signal control dependency and signal data dependency are defined. The entity dependency graph is presented and its generation algorithm, which searches the dependency relationships in hardware processes and between hardware processes, are developed. The experiment of a typical keyboard demonstrates that it is a visual and efficient method to analyze dependency relationships of VHDL for formal verification.

• Periodical: Applied Mechanics and Materials (Volumes 738-739)
• Pages: 582-585
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.738-739.582
• Online since: March 2015
• Authors: Zhao Xiang Yi, Xiong Mei Zhang, Ning Li, Xiao Dong Mu
• Keywords: Control Flow, Data Flow, Dependency Analysis, Entity Dependence Graph

References

[1] J. C Ou, D.G. Saab and J.A. Abraham: HDL Program Slicing to Reduce Bounded Model Checking Search Overhead(IEEE Publications, United States 2006).

DOI: 10.1109/test.2006.297665

[2] E.M. Clarke, M. Fujita and S.P. Rajan: Program Slicing of Hardware Description Languages (Springer-Verlag Publications, Germany 1999).

[3] L.Y. Liu and S. Vasudevan: Efficient Validation Input Generation in RTL by Hybridized Source Code Analysis (IEEE Publications, France 2011).

DOI: 10.1109/date.2011.5763253

[4] W. Muhammad and M. Omer: A Model-checking Approach for HDL Descriptions Using Data Dependency Analysis (American Institute of Aeronautics and Astronautics Publications, United States 2012).

DOI: 10.2514/6.2012-2609

[5] Q. Ding, T. Reece and W.H. Robinson: Timing Analysis in Software and Hardware to Implement NIST Elliptic Curves over Prime Fields(IEEE Publications, United States 2013).

DOI: 10.1109/mwscas.2013.6674908