Dicing Characterization on Optical Silicon Wafer Waveguide

Article Preview

Abstract:

Silicon wafers are a key component in integrated circuits which comprised of various electronic components that are arranged to perform a specific function. Wafer dicing is a mechanical process of removing material from a wafer by synthetic diamonds as abrasive particles. Chipping along the cut line crucial to the wafer dicing operation has been identified by semiconductor manufacturers as a relevant area for improvement. The purposed of this study is to characterize the effect of dicing operation on the optical silicon wafer coating material. The effect of the blade wear and silicon wafer kerf width will be analyzed in this work

You might also be interested in these eBooks

Info:

Periodical:

Pages:

163-168

Citation:

Online since:

June 2020

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2020 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Sung-Chul Kim. Eun-Sang Lee. Nam-Hun Kim. Hae-Do Jeong, Machining characteristics on the ultra-precision dicing of silicon wafer,, Int J Adv Manuf Technol (2007) 33: 662–667.

DOI: 10.1007/s00170-006-0499-1

Google Scholar

[2] Efrat U (1993) Optimizing the wafer dicing process. In: Proceed- ings of Int Electronics Manuf Technol Symp, Santa Clara, CA, (1993), pp.245-263.

Google Scholar

[3] Ikeno JL, Tani Y, Fukutani A (1991) Development of chipping free dicing technology applying electrophoretic deposition of ultrafine abrasives. Annals CIRP 40(1):351–354.

DOI: 10.1016/s0007-8506(07)62004-6

Google Scholar

[4] S. Y. Luo and Z. W. Wang, Studies of chipping mechanisms for dicing silicon wafers, Int J Adv Manuf Technol (2008) 35:1206–1218.

DOI: 10.1007/s00170-006-0800-3

Google Scholar

[5] Luo, S.Y., Wang, Z.W. Studies of chipping mechanisms for dicing silicon wafers. Int J Adv Manuf Technol 35,  (2008), 1206–1218.

DOI: 10.1007/s00170-006-0800-3

Google Scholar

[6] S.Y. Luo & Z. W. Wang, Studies of chipping mechanisms for dicing silicon wafers, Int J Adv Manuf Technol (2008) 35:1206–1218.

DOI: 10.1007/s00170-006-0800-3

Google Scholar