The FPGA Implementation of Single-Precision Floating-Point Adder

Article Preview

Abstract:

A design of single precision floating point adder based on FPGA is presented,by analysing the form of real number formed on IEEE 754 and the storage format of IEEE 754 single-precision floating point,the addition arithmetic process which is easy to realized by using FPGA is put forward,the split of module based on the arithmetic process facilitates the realization of pipeline designing,so the single precision floating point adder introduce by this paper has powerful operation process ability.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 1008-1009)

Pages:

668-671

Citation:

Online since:

August 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Zhe Liu, Yuzuo Fu,GAO Yang: Microelectronics and Computing. 2004,12.

Google Scholar

[2] Qingping Fu, Zuolian Liu,Shaowei Lin: Shanxi Electronic Technology. 2006,04.

Google Scholar

[3] Xiangpin Zeng, Tao Yang: Application of photoelectric technology. 2006,01.

Google Scholar

[4] Xi Jin, Xiaopeng Gao, Xiang Long: Computer and digital engineering. 2006,10.

Google Scholar