A Digital Calibration Method and Circuit for ADCs with a Fold-Interpolation and Pipeline Structure

Zheng Ping Zhang; Yong Lu Wang; Guang Bing Chen; Jian An Wang; Liang Chen

doi:10.4028/www.scientific.net/AMR.1049-1050.699

Paper Titles

A Novel Circuit Design of the Wideband VGA in CMOS
p.682

An Encoder Used in an Ultra High-Speed Folding and Interpolating ADC
p.687

Application of Wireless Transmission Technology in the Detection of Capacitive Charged Device
p.691

The Research on Development of EHV Line Longitudinal Protection Debugging Device in Intelligent Substation
p.695

A Digital Calibration Method and Circuit for ADCs with a Fold-Interpolation and Pipeline Structure
p.699

Simulation Study on Three-Phase Three-Wire System Low Voltage SVG in PSCAD
p.703

Simulation Research of External Data Reading Technology Based Arc Furnace Reactive Compensation
p.708

C++ Builder and Inter Base Based Design and Realization of Intelligent Monitoring Control System of HV Static Reactive Compensator
p.712

Research on Critical SVG Technology for Low Voltage High Power Load
p.716

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 1049-1050A Digital Calibration Method and Circuit for ADCs...

A Digital Calibration Method and Circuit for ADCs with a Fold-Interpolation and Pipeline Structure

Abstract:

A structure of ADCs which combines fold-interpolation and pipeline is introduced, as well as corresponding digital calibration method. The simulation shows that the performances of the ADC after calibration are improved a lot. The SFDR achieves 62dB at a sampling rate of 800MHz, when the input analog signal is at 397MHz.

You might also be interested in these eBooks

Modern Technologies in Materials, Mechanics and Intelligent Systems

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 1049-1050)

Pages:

699-702

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.1049-1050.699

Citation:

Cite this paper

Online since:

October 2014

Authors:

Zheng Ping Zhang*, Yong Lu Wang, Guang Bing Chen, Jian An Wang, Liang Chen

Keywords:

Digital Calibration, Fold-Interpolation, Pipeline, SFDR

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Eric Sun, James Kim, John Liu. A 400Ms/s, 8-b Folding and Current interpolating ADC in 0. 25 μm CMOS.

Google Scholar

[2] Marcel J.M. Pelgrom. Analog-to-Digital Conversion. The Netherlands: NXP Semiconductor, 2010, 175-176.

Google Scholar

[3] B. Yu, et al. A 900Ms/s 6b Interleaved CMOS Flash ADC. Proceedings of the Custom Integrated Circuits Conference, 2001: 149-152.

DOI: 10.1109/cicc.2001.929744

Google Scholar

[4] Michael P. Flynn, Ben Sheahan. A 400-Msample/s, 6-b CMOS Folding and Interpolating ADC. IEEE Journal of Solid-State Circuit. VOL. 33, NO. 12, Decembei 1998: 1932-(1938).

DOI: 10.1109/4.735533

Google Scholar

[5] Ali A M, Morgan A, Dillon C, et al. A 16 b 250MS/s IF-sampling pipelined A/D converter with background calibration. IEEE International Solid-State Circuit Conference Digest of Technical Papers, 2010: 292-293.

DOI: 10.1109/isscc.2010.5433923

Google Scholar

[6] Robert C. Taft, Pier Andrea, Maria Rosaria Tursi, et al. A 1. 8 V 1. 0GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9. 1 ENOB at Nyquist Frequency. IEEE JOURNAL OF SOLID-STATE CIRCUIT. VOL. 44, NO. 12, DECEMBER 2009: 3294-3304.

DOI: 10.1109/jssc.2009.2032634

Google Scholar

[7] Yu Jinshan, Zhang Ruitao, Zhang Zhengping, et al. A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0. 18-μm CMOS technology. Journal of Semiconductors, Vol. 32, No. 1, January 2011. pp.108-115.

DOI: 10.1088/1674-4926/32/1/015006

Google Scholar