Leakage Reduction of Improved CAL Registers Using MTCMOS Power-Gating Scheme in Nanometer CMOS Processes

Jia Guo Zhu; Jian Ping Hu

doi:10.4028/www.scientific.net/AMR.121-122.281

Paper Titles

Characteristics Based Adaptive Weighting Method in Ontology Mapping
p.260

A New Artificial Immune Algorithm for Flexible Job-Shop Scheduling
p.266

Neural Networks Application in NC Machine Reliability Researching
p.271

Decision Making Based on Rough Set Theory and Weight Value
p.275

Leakage Reduction of Improved CAL Registers Using MTCMOS Power-Gating Scheme in Nanometer CMOS Processes
p.281

A Framework for Handling with Web Services Exception
p.287

Manufacturing Information Recommendation Model Based on Pattern Mining
p.294

Research on Expanded Critical Path Algorithm and its Application
p.300

Research on Extreme Points Optimizing of Nonlinear Multi-Peak Function Based on Genetic Algorithm
p.304

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 121-122Leakage Reduction of Improved CAL Registers Using...

Leakage Reduction of Improved CAL Registers Using MTCMOS Power-Gating Scheme in Nanometer CMOS Processes

Abstract:

With rapid technology scaling, the leakage dissipation that begins to replace dynamitic dissipation is becoming a major source in CMOS circuits because of the increasing sub-threshold leakage current in nanometer CMOS processes. This paper introduces a MTCMOS power-gating technique, which is used for an adiabatic register file based on improved CAL (Clocked Adiabatic Logic) to reduce leakage dissipation in sleep mode. A 32 X 32 single-phase adiabatic register file are verified using HSPICE in different processes, threshold voltage, and active ratios, and BSIM4 model is adopted to reflect the leakage currents. Simulation results show that leakage losses are greatly reduced.