Improvement in Etching Factor of Micro Patterns by Controlling Residual Stress of Copper Thin Foil

Article Preview

Abstract:

The effectiveness of residual stress on forming copper patterns of printed circuit board was investigated during applied thermal conditions. Generally, the electrolytic copper foil showed a compressive residual stress about -55~-60MPa as received, which easily caused to form copper patterns irregularly when the pattern was etched finely. The compressive residual stress was relaxed with applying heat-treatment for a few hours. However, we observed that the compressed residual stress of copper foil tended to be relaxed, constant, and compressed again during heat-treatment process, which is mainly considered as that the grain of copper is grown restrictively within a Cu thin foil layer. We suggested a quantitative method for controlling grain size, grain distribution and relaxing stress of copper foil, which was very helpful for increasing an etching factor to decrease pattern width.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 123-125)

Pages:

479-482

Citation:

Online since:

August 2010

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2010 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] D. Edelstein J. Heidenreich, R. Goldblatt, W. Cote, C. Uzoh, N. Lustig, P. Roper, T. McDevitt, W. Motsifft, A. Simon, J. Dukovic, R. Wachnik, H. Rathore, R. Schulz, L. Su, S. Lucet and J. Slatteryt, Proc. IEEE-IEDM Conf., p.773 (1997).

DOI: 10.1109/iedm.1997.650496

Google Scholar

[2] J. Torres, Applied Surface Science 91, p.112~123 (1995).

Google Scholar

[3] R. L. Jackson, E. Broadbent, T. Cacouris, A. Harrus, M. Biberger, E. Patton and T. Walsh, Solid State Technology 41, 49 (1998).

Google Scholar

[4] Y. Morand, M. Lerme, J. Palleau, J, Torres, F, Vinet, O. Demolliens, L. Ulmer, Y. Gobil, M. Fayolle, F. Romagna and R. Le Bihan, Symposium on the VLST Technology Digest Technology Papers, p.31 (1997).

DOI: 10.1109/vlsit.1997.623680

Google Scholar

[5] K. Ueno, K. Ohto and K. Tsunenari, Symposium on the VLST Technology Digest Technology Papers, p.27 (1995).

Google Scholar