Real-Time Registration Architecture for Far Infrared and Visible Image Using Mutual Information

Article Preview

Abstract:

Image registration based on mutual information which shown to be effective is a computationally intensive process, and thus difficult to implement in real-time. A real-time hardware platform for visible and infrared image fusion is presented. The architecture takes field programmable gate array (FPGA) as its main processor, and integrates both kernel algorithm and peripheral management on its. Real-time performance can be achieved by optimizing hardware resource and algorithm, alone with memory access parallelization and processing unit execute pipelining. The analysis result shows hardware architecture can evaluate image fusion for 160x120 arrays image less than 36ms, and fusion image improves the target detection and recognition probability.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 129-131)

Pages:

328-332

Citation:

Online since:

August 2010

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2010 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Zhou Peng, Wang Ming-Shi, Chen Shu-Wang Etc. Auto-detection technology of underground petroleum pipeline based on infrared image processing[J]. Journal of Tianjin University, , : ~ 2007 40(1) 88 93.

Google Scholar

[2] Liu Kun, Guo Lei, Li Huihui etc. Fusion of infrared and visible light based on region segmentation[J]. Chinese Journal of Aeronautics, 2009 22(1): 75~80.

DOI: 10.1016/s1000-9361(08)60071-0

Google Scholar

[3] Mohammad Moinul Islam, Mohammed Nazrul Islam, K. Vijayan Asari etc. Anomaly based vessel detection in visible and infrared images[J]. Proc. SPIE, 2009 Vol. 7251: 72510B~72510B-6.

Google Scholar

[4] T. Rohlfing, C.R. Maurer. Nonrigid Image Registration in Shared-Memory Multiprocessor Environments With Application to Brains, Breasts, and Bees[J]. IEEE Trans. Infrom. Technol. Biomed, 2003(7): 16~25.

DOI: 10.1109/titb.2003.808506

Google Scholar

[5] Barbara Zitova, Jan Flusser. Image registration methods: a survey, Image and Vision Computing, 2003, 21: 977~1000.

DOI: 10.1016/s0262-8856(03)00137-9

Google Scholar

[6] C. Castro-Pareja, J M. Jagadeesh, R. Shekhar. FAIR: A hardware architecture for real-time 3-d image registration. EEE Trans. on Information Technology in Biomedicine, 7(4): 426-434, (2003).

DOI: 10.1109/titb.2003.821370

Google Scholar

[7] Mainak Sen, Yashwant Hemaraj, Shuvra S. Bhattacharyya etc. Reconfigurable image registration on fpga platforms[J]. in Proc. IEEE Biomedical Circuits and Systems (BioCAS'06), Nov. 2006, pp.154-157.

DOI: 10.1109/biocas.2006.4600331

Google Scholar