Design and Implementation of the Block Cipher-SMS4 IP Core

Article Preview

Abstract:

Block ciphers play an essential role in securing the wireless communications. In this paper, an FPGA implementation of the new block cipher SMS4 is presented. The SMS4 Intellectual Property (IP) core includes a non-pipelined encryption/decryption data path with an on-the-fly key scheduler and supports both the Electronic Code Book (ECB) and Cipher Block Chaining (CBC) operation modes. Our result shows that the SMS4 IP core can achieve a high throughput using only a relatively small area. It is well suitable for the field of area restrained condition.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 129-131)

Pages:

881-885

Citation:

Online since:

August 2010

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2010 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] The SMS4 Algorithm Used in Wireless LAN Products, http: /www. oscca. gov. cn/UpFile/ 20062101642 3197990. pdf.

Google Scholar

[2] ISO/IEC JTC 1 N7904, https: /committees. standards. org. au/ committees/I-000/X0001/ JTC001-N-7904. pdf.

Google Scholar

[3] P. Kocher, J. Jaffe, B. Jun, Introduction to Differential Power Analysis and Related Attacks, (1998).

Google Scholar

[4] P. Kocher, J. Jaffe, B. Jun, Differential Power Analysis, Proc. Advances in Cryptography (1999) 388-397.

Google Scholar

[5] Messerges T. S., Securing the AES finalists against power analysis attacks. In: Proceedings of the Fast Software Encryption Workshop 2000, New York (2000) 150-164.

DOI: 10.1007/3-540-44706-7_11

Google Scholar