An Improved CAL Register File with Dual-Threshold Technique for Leakage Reduction

Jian Ping Hu; Jia Guo Zhu

doi:10.4028/www.scientific.net/AMR.159.186

Paper Titles

Optimal Path Selection for Mine Emergency Rescue Based on Improved Ant Colony Algorithm
p.168

Effects of Organic Acid Radicals on Degradation of Orange II in UV-Fenton System with Hydroxyl-Fe-Pillared Bentonite as Catalyst
p.172

A High Performance/Price Ratio Cluster Computing Platform for Simulation Design
p.176

Gate-Length Biasing Technique of Complementary Pass-Transistor Adiabatic Logic for Leakage Reduction
p.180

An Improved CAL Register File with Dual-Threshold Technique for Leakage Reduction
p.186

Study on a Real-Time Corner Detection Algorithm
p.192

Continuous Wavelet Transforms of Multivariable Abstract Function Spaces
p.199

Some Partial Differential Equations of Multivariable Vector Functions and the Integral Equations of Multivariable Vector Functions
p.205

The Role of Belief in the Emergence of Social Conventions in Artificial Social System
p.210

HomeAdvanced Materials ResearchAdvanced Materials Research Vol. 159An Improved CAL Register File with Dual-Threshold...

An Improved CAL Register File with Dual-Threshold Technique for Leakage Reduction

Abstract:

Scaling down sizes of MOS transistors has resulted in dramatic increase of leakage currents. The leakage dissipation caused by leakage currents is becoming an increasingly important fraction of the total power dissipation in nanometer integrated circuits. To decrease leakage power dissipations is becoming more and more important in micro-power nanometer circuits. An improved CAL register file using DTCMOS (Dual-Threshold Technique) for reducing leakage dissipations in active mode is addressed in this paper. The BSIM4 model is adopted to reflect the characteristics of the leakage currents. All circuits are simulated using HSPICE at 45nm CMOS process. Simulation results show that the register file with dual-threshold can reduce about 15.6% power dissipations.

You might also be interested in these eBooks

Micro Nano Devices, Structure and Computing Systems

View Preview

Info:

Periodical:

Advanced Materials Research (Volume 159)

Pages:

186-191

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.159.186

Citation:

Cite this paper

Online since:

December 2010

Authors:

Jian Ping Hu, Jia Guo Zhu

Keywords:

Clocked Adiabatic Logic, Dual Threshold Technique, Leakage Reduction, Nanometer Circuits, Register File

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Andrew B. Kahng: in Conf. on Design, Automation and Test in Europe (2007), p.1466.

Google Scholar

[2] N. S. Kim, T. Austin, et al.: Computer, Vol. 36 (2003), p.68.

Google Scholar

[3] K. K. Kim, Y. B. Kim, M. Choi, N. Park: IEEE Design & Test of Computers, Vol. 24 (2007), p.322.

Google Scholar

[4] F. Fallah, M. Pedram: IEICE Transactions on Electronics, Vol. E88–C (2005), p.509.

Google Scholar

[5] A. Abdullah, F. Fallah, M. Pedram: IEEE Trans. VLSI, Vol. 12 (2004), p.140.

Google Scholar

[6] I. Hyunsik, T. Inukai, H. Gomyo, T. Hiramoto, and T. Sakurai: in Proc. ISLPED (2001), p.123.

Google Scholar

[7] J. Halter and F. Najm: in IEEE Custom Integrated Circuits Conf. (1997), p.475.

Google Scholar

[8] F. Hamzaoglu, M. R. Stan: in Proc Int Symp on Low Power Electronics and Design (2002), p.60.

Google Scholar

[9] Y. Moon, D. K. Jeong: IEEE Journal of Solid-State Circuits, Vol. 33 (1998), p.696.

Google Scholar

[10] J. P. Hu, T. F. Xu, H. Li : IEICE Trans. on Inf. & Sys., Vol. E88-D (2005) , p.1479.

Google Scholar

[11] C. N. Luo, J. P. Hu: IEEE ASICON'07 (2007), p.126.

Google Scholar

[12] J. Zhu, J.P. Hu: Advanced Materials Research, Vols. 121-122 (2010), p.281.

Google Scholar

[13] J. P. Hu, L. F. Ye, L. Su: Applied Mechanics and Materials, Vols. 29-32 (2010), p. (1930).

Google Scholar