Numerical Modeling of the Thermal Performance of 3D SiP with TSV

Abstract:

Article Preview

Electronic package development is driven by the continuous increase in demands for miniaturization of products with enhanced performances. Three Dimensional System in Package (3D SiP) has become a key technology to satisfy the request. The 3D SiP with Through Silicon Via (TSV) technology is developed for chip to chip stacking in a package with superior electrical performance than conventional structures. In this study, we evaluate the thermal performance of 3D SiP with TSV technology using Finite Element Method (FEM). The evaluation topics covered impacts of various materials of mold, 3D SiP models with and without TSV, and various convention conditions. The results indicated that the role of TSVs in heat dissipation is not obvious in this study, and the maximum temperature merged in the center of the chip1 under different conditions which are considered.

Info:

Periodical:

Advanced Materials Research (Volumes 189-193)

Edited by:

Zhengyi Jiang, Shanqing Li, Jianmin Zeng, Xiaoping Liao and Daoguo Yang

Pages:

1610-1613

DOI:

10.4028/www.scientific.net/AMR.189-193.1610

Citation:

K. L. Pan et al., "Numerical Modeling of the Thermal Performance of 3D SiP with TSV", Advanced Materials Research, Vols. 189-193, pp. 1610-1613, 2011

Online since:

February 2011

Export:

Price:

$35.00

In order to see related information, you need to Login.

In order to see related information, you need to Login.