Numerical Modeling of the Thermal Performance of 3D SiP with TSV

Article Preview

Abstract:

Electronic package development is driven by the continuous increase in demands for miniaturization of products with enhanced performances. Three Dimensional System in Package (3D SiP) has become a key technology to satisfy the request. The 3D SiP with Through Silicon Via (TSV) technology is developed for chip to chip stacking in a package with superior electrical performance than conventional structures. In this study, we evaluate the thermal performance of 3D SiP with TSV technology using Finite Element Method (FEM). The evaluation topics covered impacts of various materials of mold, 3D SiP models with and without TSV, and various convention conditions. The results indicated that the role of TSVs in heat dissipation is not obvious in this study, and the maximum temperature merged in the center of the chip1 under different conditions which are considered.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 189-193)

Pages:

1610-1613

Citation:

Online since:

February 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Information on http: /www. imec. org.

Google Scholar

[2] Navas Khan, Vempati Srinivasa, et al.: IEEE Trans. Compon. Packag. Technol, p.3.

Google Scholar

[3] Y.S. Chan* and S.W. Ricky Lee: Int. Conf. Electr. Mater. Pack., EMAP.

Google Scholar

[4] Xiaohua Zhu, Zhixiang Yu: ANSYS Finite Element Analysis of Advanced Engineering Sample Selection, edtied by Xiaohua Zhu, volume 1 of Progress in The Thermal Simulation of Electronic Packaging, Chapter, 13, Publishing House of Electronic Industry(2004).

Google Scholar

[5] Wei-Shen Kuo, Mingzong Wang, et al.: Int. Microsystems, Packag., Assem. Circuits Technol. Conf., IMPACT, p.251.

Google Scholar