Design and Implementation of Debugging Structure in Full-Custom CPU

Ping Zhang; Zuo Cheng Xing

doi:10.4028/www.scientific.net/AMR.211-212.861

Paper Titles

Study on Rebuilding of X53 Milling Machine for Numerical Control
p.842

Detection of Weak Signals Based on RBF Neural Network Filtering
p.846

Interoperable STEP-NC Enabled Process Planning for Intelligent Machining
p.850

Model Based Design and Implementation of Hierarchical and Distributed Control for Robotic Flexible Manufacturing System Cells Using Petri Nets
p.856

Design and Implementation of Debugging Structure in Full-Custom CPU
p.861

Graphic Representation on Algebra Concepts of University Students Based on Clustering Approach
p.866

Health Inspection System of Bridge and Tunnel Structure of Urban Railway Transit Based on RFID Technology
p.871

An Efficient and Provably Secure Proxy Signature Scheme
p.876

Analysis of Cutter Offset Function in NC Lathe and its Applications
p.881

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 211-212Design and Implementation of Debugging Structure...

Design and Implementation of Debugging Structure in Full-Custom CPU

Abstract:

With the development of integrated circuit technology, it is more and more difficult for debugging circuits. Generally, to achieve a powerful debugging capability of circuits is often at the expense of larger cost of hardware overhead .This paper propose a method of debugging structure designed in full-custom CPU based on scan-set testability methods and combed with the boundary-scan technology. This debugging structure can reduces much scan chains hardware overheads and is applicable to all general-purpose CPU chips. Moreover, it owns a powerful debugging capability which is observing and controlling the internal registers of circuits from JTAG port. This structure only increases the difficulty of the circuit logic design, but greatly decreases the cost of hardware.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 211-212)

Pages:

861-865

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.211-212.861

Citation:

Cite this paper

Online since:

February 2011

Authors:

Ping Zhang, Zuo Cheng Xing

Keywords:

Boundary Scan, Debugging Structure, Full-Custom, Hardware Overheads, Scan-Set

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] LI Shaoqing, DENG Qinxue, Integrated Design of the Fault Test Structure AND the Debugging Structure, computer engineering & science, Vol. 8 (2006), pp.99-103, in Chinese.

Google Scholar

[2] TAN Yanzhuo, HAN Yinhe, LI Xiaowei, Verfication Test Analysis and Application for a Microprocessor Chip, Computer Engineering, Vol. 9 (2006), pp.219-221, in Chinese.

Google Scholar

[3] WANG xiaohui, Design of structural testability of digital systems, Foreign Electronic Measurement Technology, Vol. 4 (2006), pp.16-18, in Chinese.

Google Scholar

[4] IEEE Std 1149. 1-2001, IEEE Standard Test Access Port and Boundary-Scan Architecture. (2001).

DOI: 10.1109/ieeestd.1995.122623

Google Scholar

[5] Ping Zhang, Yanmin Song, Jianmin Zhang, and Zuocheng Xing, Design of Testing Structure in Microprocessor Based on JTAG[C], 2009 International Symposium on Computational Intelligence and Design, Vol. 1 (2009), pp.223-226.

DOI: 10.1109/iscid.2009.62

Google Scholar