Design and Implement of Sharable Multi-Channel On-Chip Memory for Embedded CMP System

Abstract:

Article Preview

A kind of shared multi-channel on-chip memory architecture (SMC-OCM) for embedded CMPs is proposed in this article. To implement SMC-OCM architecture, the sharable multi-channel on-chip memory (MC-OCM) is designed and implemented based on FPGA. The characteristic of multiple data channel of MC-OCM assures good parallel responsiveness of SMC-OCM system. Experiments showed that the access latency of SMC-OCM is lower than that of the-state-of arts. SMC-OCM architecture satisfies the performance requirements for memory system by embedded applications

Info:

Periodical:

Advanced Materials Research (Volumes 217-218)

Edited by:

Zhou Mark

Pages:

1147-1152

DOI:

10.4028/www.scientific.net/AMR.217-218.1147

Citation:

C. X. Liu et al., "Design and Implement of Sharable Multi-Channel On-Chip Memory for Embedded CMP System", Advanced Materials Research, Vols. 217-218, pp. 1147-1152, 2011

Online since:

March 2011

Export:

Price:

$35.00

In order to see related information, you need to Login.

In order to see related information, you need to Login.