[1]
Zhang Minxuan, Wang Yongwen and XingZuocheng et al: Research on High Performance General Purpose Microprocessor Architecture [J]. Journal of Computer Research and Development Vol 43(6)( 2006), pp.987-992.
DOI: 10.1360/crad20060605
Google Scholar
[2]
Hennessy, J,L., Patterson, D, A: Computer Architecture-A Quantitative Approach[M]. Beijing: China machine press(2005).
Google Scholar
[3]
Grot B, Keckler S W: Scalable On-Chip Interconnect Topologies[R]. Appears in 2nd CMP-MSI 2008: Workshop on Chip Multiprocessor Memory Systems and Interconnects, in conjunction with the 35th International Symposium on Computer Architecture (ISCA-35), Beijing: Tsinghua university ( 2008).
DOI: 10.1109/hpca.2009.4798251
Google Scholar
[4]
Jayanta Bhadra, Ekaterina Trofimova and Magdy S. Abadir: Validating Power Architecture Topology-based MPSoC Through Executable Specifications [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 16(4)(2008).
DOI: 10.1109/tvlsi.2008.917418
Google Scholar
[5]
Ahmed A. Jerraya, Aimen Bouchhima, and Frédéric Pétrot: Programming Models and HW-SW Interfaces Abstraction for Multi-Processor SoC[P]. Proceedings of the 43rd annual Design Automation Conference(DAC'06), ACM Press, pp.280-285(2006).
DOI: 10.1145/1146909.1146981
Google Scholar
[6]
Ahmed A. Jerraya, Wayne Wolf (editors): Multiprocessor Systems-on-Chip[R]. Elsevier Morgan Kaufmann, San Francisco, California ( 2005).
Google Scholar
[7]
H. Cho, B. Egger, J. Lee and H. Shin: Dynamic Data Scratchpad Memory Management for a Memory Subsystem with an MMU [J]. SIGPLAN Not., 42(7)(2007),P. 195–206.
DOI: 10.1145/1273444.1254804
Google Scholar
[8]
Bernhard Egger, Jaejin Lee and Heonshik Shin: Scratchpad Memory Management for Portable Systems with a Memory Management Unit[P]. Proceedings of the 6th ACM & IEEE International conference on embedded software, Seoul, Korea, ACM Press, pp.321-330(2006).
DOI: 10.1145/1176887.1176933
Google Scholar
[9]
Wang xuexiang, Pu hanlai, and Yang jun: Performance Oriented Allocation Scheme for Scratch-Pad Memory[J]. Acta Electronica Sinica, Beijing, 35(8) , pp.1558-1562(2007).
Google Scholar
[10]
Liu Caixia, Shi Feng and Xue Licheng et al: Hierarchical Shared Multi-Channel Scratchpad Memory Architecture for Embedded MPSoC [J]. Journal of CAD&CG, 22(8), pp.1390-1398(2010).
DOI: 10.3724/sp.j.1089.2010.10861
Google Scholar
[11]
Verma M., Petzold K. and Wehmeyer L. et al: Scratchpad Sharing Strategies for Multiprocessor Embedded Systems: a First Approach[P]. IEEE 2005 3rd Workshop on Embedded Systems for Real-Time Multimedia (ESTIMEDIA'05), New York, IEEE CS Press, pp.115-120(2005).
DOI: 10.1109/estmed.2005.1518087
Google Scholar
[12]
Suhendra V, Raghavan C. and Mitra T: Integrated Scratchpad Memory Optimization and Task Scheduling for MPSoC Architectures[P]. 2006 International Conference on Complilers, Architecture and Synthesis for Embedded System (CASES'06), Seoul, Korea, ACM Press, pp.401-410(2006).
DOI: 10.1145/1176760.1176809
Google Scholar
[13]
Ozturk O., Kandemir M. and Karakoy M. et al: Customized on-Chip Memories for Embedded Chip Multiprocessors[P]. ACM/IEEE Asia South Pacific Design Automation Conference (ASP-DAC'05), Shanghai, China, ACM Press, pp.743-748(2005).
DOI: 10.1145/1120725.1121008
Google Scholar