Using Perturbation FEM Compute the IC Interconnect Parasitic Capacitances Considering Process Variation
In present IC design, the process variation such as the litho distortion has made the accurate extraction of parasitic capacitances of interconnects become more difficult. One of the problems is the generation of some small deformation including small angle, which makes it difficult to mesh generation when using 3D FEM solver, and the scale of the equation becomes larger. This paper uses the FEM with the perturbation to deal with the issue. We first build the matrix equation with the nominal geometry parameters, and then add the perturbation terms by using the derivative of the matrix and the dimension changes of the distorted conductors. The pertubated system equation is then solved to get the capacitances. The result shows that the method provides accurate capacitances with less CPU time and memory.
Riza Esa and Yanwen Wu
H. Qu et al., "Using Perturbation FEM Compute the IC Interconnect Parasitic Capacitances Considering Process Variation", Advanced Materials Research, Vols. 301-303, pp. 303-309, 2011