p.1817
p.1823
p.1830
p.1834
p.1839
p.1845
p.1849
p.1853
p.1859
FPGA Implementation of an Error Detection and Correction Algorithm in Mode S-Based ADS-B System
Abstract:
“ADS-B Messages” transmitted on 1090MHz are the Mode S Extended Squitters. When a Mode A/C fruit interferes with a mode S Extended Squitter, some of ADS-B signals may be received in error. These errors need to be corrected by some correction methods. To solve this problem, an error detection and correction algorithm using cyclic redundancy check (CRC) based on bit and confidence declaration is proposed in this paper. Then, the proposed algorithm using the Verilog hardware description language is verified by MODELSIM joint ISE simulation and realized on Field Programmable Gate Array (FPGA) based on ADS-B system. The results show that the algorithm can effective detect and correct data transmission error, which effective advances the reliability of the signal transmission for ADS-B system.
Info:
Periodical:
Pages:
1839-1844
Citation:
Online since:
November 2011
Authors:
Keywords:
Price:
Сopyright:
© 2012 Trans Tech Publications Ltd. All Rights Reserved
Share:
Citation: