A Verification Method of Multi-Threaded Processor Based on Tree-Structure

Pei Jun Ma; Meng Liu; Kang Li; Jiang Yi Shi

doi:10.4028/www.scientific.net/AMR.403-408.1865

Paper Titles

A Secure Authentication Protocol Conforming to EPC Class-1 Generation-2 Standard
p.1845

The Application of APH Method in Enterprise Environment Performance Evaluation
p.1849

SODI: A Service-Oriented Approach to Dynamically Integrating Multi-Source Data over the Internet
p.1853

Packet-Loss Distinguishing Based Link Adaptation Enhancement for Wireless LANs
p.1859

A Verification Method of Multi-Threaded Processor Based on Tree-Structure
p.1865

A Novel Static Traffic Grooming Algorithm Based on Steady Elimination Evolutionary and Gaming
p.1869

Research on Forward-Looking SAR Motion Compensation Based on Navigation Data Pre-Processing
p.1875

An Improved Approach of Color Edge Detection Based on Robustness of Cell Neural Network
p.1879

Design and Implementation of Recruitment Information Retrieval System Based on Low-Carbon Online Recruitment
p.1883

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 403-408A Verification Method of Multi-Threaded Processor...

A Verification Method of Multi-Threaded Processor Based on Tree-Structure

Abstract:

A method based on tree-structure for verifying a multi-threading processor is described in this paper. In this method, instructions are classified according to tree-structure, instruction stream is generated by hierarchical random and the tree-structure is pruned by feedback information of functional coverage model. Results show that this method can speed up the convergence of the coverage and supply effective functional verification for micro-engine.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 403-408)

Pages:

1865-1868

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.403-408.1865

Citation:

Cite this paper

Online since:

November 2011

Authors:

Pei Jun Ma, Meng Liu, Kang Li, Jiang Yi Shi

Keywords:

Functional Coverage, Processor, Tree-Structure, Verification

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Zhu D, Li T, Guo Y, Li SK. Microprocessor architectural automatic test program generation[J]. Journal of Software, 2005, 16(12): 2172−2180.

DOI: 10.1360/jos162172

Google Scholar

[2] Dvaid I. Rich. The evolution of SystemVerilog[J]. IEEE Tran. on Circuits and Systems, Apr, 2003, page(s): 82-84.

Google Scholar

[3] Qingcheng Wang, Research and Implementation of Multithread Processors for IP Packet Processing[D]. Master thesis of XiDian Univerisity, June, (2010).

Google Scholar

[4] Haihua Shen, Heng Zhang, Tong Xu, Verification of a Configurable Processor Core for System-on-a-Chip Designs[J], IEEE ASIC, Vol. 2, 24, Oct, 2005, page(s): 891.

DOI: 10.1109/icasic.2005.1611471

Google Scholar

[5] Janick Bergeron, Eduard Cerny, Alan Hunte, Andrew Nightingale. Verification Methodology Manual for SystemVerilog[M]. May 2005, page(s): 259-261.

Google Scholar