High Throughput VLSI Architecture of MQ-Coder for JPEG2000

Abstract:

In this paper, a design of high throughput VLSI architecture of MQ-Coder is proposed. Usually, because the regular operation of the MQ-Coder is sequential, the coding speed will be bottlenecked at the interface between the output of the Bit-Plane coding and the input of the MQ-Coder. Therefore, the proposed MQ-Coder architecture can process two symbols for each clock cycle. The main characteristics are the prediction of index, the simplified condition of renormalization, and the partly parallel architecture in renormalization. From synthesis results of the DC tools, using the TSMC 0.18 μm technology library, the frequency can reach 285.4MHz, which is comparable to that of other architectures and suitable for chip implementation.

• Periodical: Advanced Materials Research (Volumes 403-408)
• Pages: 2321-2324
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.403-408.2321
• Online since: November 2011
• Authors: Jiang Yi Shi, Jie Pang, Zhi Xiong Di, Yao Hui Liu, Yun Song Li
• Keywords: Arithmetic Encoder, JPEG2000, MQ, Throughput, VLSI

References

[1] PENG Zhou and ZHAO Baojun High-throughout Hardware Architecture of MQ Arithmetic Coder, ICSP2010(2010), pp.430-433.

[2] W.B. Pennebaker, J.L. Mitchell, G.G.L. Jr, R.B. Arps, An overview of the basic principles of the q-coder adaptive binary arithmetic coder, IBM J. Res. Dev. 32(6) (1988) 717–726.

DOI: 10.1147/rd.326.0717

[3] Michael Dyer, David Taubman and Saeid Nooshabadi, Concurrency Techniques for Arithmetic Coding in JPEG2000[J],. IEEE Transactions on Circuits and Systems for Video Technology(2006), vol. 53, p.1203–1213.

DOI: 10.1109/tcsi.2006.875171

[4] Nopphol Noikaew and Orachat Chitsobhuk, Dual Symbol Processing for MQ arithmetic coder in JPEG2000, 2008 Congress on Image and Signal Processing(2008), pp.521-524.

DOI: 10.1109/cisp.2008.551

[5] Taoufik Saidani, Mohamed Atri and Rached Tourki, Implementation of JPEG 2000 MQ-Coder, 2008 International Conference on Design & Technology of Integrated Systems(2008), pp.1-4.

DOI: 10.1109/dtis.2008.4540263

[6] Kishor Sarawadekar and Swapna Banerjee, LOW-COST, HIGH-PERFORMANCE VLSI DESIGN OF AN MQ CODER FOR JPEG 2000, ICSP2010 (2010), pp.397-400.

DOI: 10.1109/icosp.2010.5657177

[7] Kai Liu, Yu Zhou b and Yun Song Li, A high performance MQ encoder architecture in JPEG2000, INTEGRATION, the VLSI journal(2010), p.305–317.

DOI: 10.1016/j.vlsi.2010.01.001

[8] Yu-Wei Chang, Hung-Chi Fang, Liang-Gee Chen, High performance two-symbol arithmetic encoder in JPEG 2000,. Consumer Electron(2004), p.101–104.

DOI: 10.1109/isce.2004.1375913

[9] Jen-Shiun Chiang, Chun-Hau Chang, Chang-Yo Hsieh, and Chih-Hsien Hsia, High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000, EURASIP Journal on Applied Signal Processing(2006), p.1–14.

DOI: 10.1109/iscas.2004.1328884