The Algorithm and Implement of Ordering Network Packet Based on Multi-Thread Processor

Jiang Yi Shi; Yao Hui Liu; Jie Pang; Kang Li

doi:10.4028/www.scientific.net/AMR.403-408.2522

Paper Titles

Evaluation Model for Supply Chain Performance Based on BP Neural Network
p.2502

Suppression of ASE by Using Pulsed-Pumped Technique in Fiber Amplifier
p.2508

The Lead-Lag Relationship of Housing Price between New and Existing Market Based on Cross-Spectral Analysis：A Case of Wuhan
p.2513

Shopping Path Analysis and Administration Based on WIFI Data
p.2518

The Algorithm and Implement of Ordering Network Packet Based on Multi-Thread Processor
p.2522

An Empirical Study on Board Characteristics and Sustainable Growth of Listed Company
p.2526

Short-Term Oil Price Forecasting Based on State Space Model
p.2530

The Finite Element Analysis of Standard Knee Prosthesis
p.2535

A Novel Detection Method of Harmonic Current
p.2539

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 403-408The Algorithm and Implement of Ordering Network...

The Algorithm and Implement of Ordering Network Packet Based on Multi-Thread Processor

Abstract:

This paper proposes a method that is used for increasing the throughout of network processor. This method enables network processor to have a better ability of extensibility, and can benefit to the next generation network processor. It adopts the mailbox technology, the hardware-based label technology, and an algorithm that coordinate with multi-processor and multi-thread based on hardware.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 403-408)

Pages:

2522-2525

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.403-408.2522

Citation:

Cite this paper

Online since:

November 2011

Authors:

Jiang Yi Shi, Yao Hui Liu, Jie Pang, Kang Li

Keywords:

Algorithm (GA), Cooperation, Hardware-Based Label Technology, Mailbox Technology, Multi-Processor, Multi-Thread

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Yi, K. and J. Gaudiot. Features of future network processor architectures. in IEEE John Vincent Atanasoff 2006 International Symposium on Modern Computing, JVA 2006, October 03,2006 - October 06,2006. 2006. Sofia, Bulgaria: Inst. of Elec. and Elec. Eng. Computer Society.

DOI: 10.1109/jva.2006.19

Google Scholar

[2] New Network Processor for Next-Generation Networks. White Paper, Intel Developer UPDATE Magazine, 2001.

Google Scholar

[3] Kyueun Yi, Jean-Luc Gaudiot. Features of Future Network Processor Architectures. IEEE John Vincent Atanasoff 2006 International Symposlum on Modern Computing. 2006.

DOI: 10.1109/jva.2006.19

Google Scholar

[4] P. Gupta and N. McKeown, "Packet Classification on Multiple Fields", in Proc. of ACM SIGCOMM, Computation Communication Rev., Vol. 29, Sep. 1999, pp.147-160.

DOI: 10.1145/316194.316217

Google Scholar