The Paging Mechanism and MMC Module in XS128 Flash

Article Preview

Abstract:

In this paper we analyze the paging mechanism of XS128 Flash memory in detail, elaborate the functions and theory of Memory Mapping Control (MMC) module which integrated in S12XS serials MCU. We also introduce some registers which involved in MMC to realize the paging mechanism. Besides, we put forward the concepts of Local address, Logical address and Global address in XS128 Flash module, and give the basic theory on the conversion of these addresses.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 403-408)

Pages:

2683-2687

Citation:

Online since:

November 2011

Authors:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Freescale: MC9S12XS256 Reference Manual, Rev. 1.09, (2009)

Google Scholar

[2] WANG Yi-huai, LIU Xiao-sheng, Embedded systems-design and application on HCS12 MCUs, Beihang, University Press, 2008.

Google Scholar

[3] Freescale, "MC9S12UF32 System on a chip Guide," Rev, 1, 2004.

Google Scholar

[4] Freescale,"MC9S12DG128/DJ128/DT128 Device User Guide" Rev, 1, 2002. Fig.4 The conversion of logical address and global address Fig.5 The relation between the local address and global address in XS128

Google Scholar