Design of a Video Processor Based on FPGA

Article Preview

Abstract:

The design of a kind of video processor with the function of auto-focusing is introduced in this paper. The video processor receives digital 8-bit YCbCr video signal. With a piece of DDR2 SDRAM as frame buffer, the video processor realizes the function of format conversion, frame up-scaling and color space conversion. The paper proposes an improved gray scale differential auto-focus algorithm and calculates the focus value of the current image real-timely. Applying the mountain climbing searching strategy to control the moving of the focus motor, and realize the function of auto-focusing. The whole design is realized in VHDL and verified with Xilinx XUPV5-LX110T FPGA developing board.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

190-194

Citation:

Online since:

January 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Xilinx compony. ML505/ML506/ML507 Getting Started Tutorial, [Online]. Availabe: http: /www. xilinx. com.

Google Scholar

[2] Subbarao M, Nikzad A. Focusing Techniques [J]. Optical Engineering, 1993, 32(11): 2824-2836.

Google Scholar

[3] Kazushige Ooi, Keiji Izumi, Mitsuyuki Nozaki, etal. AN ADVANCED AUTOFOCUS SYSTEM FOR VIDEO CAMERA USING QUASI CONDITION REASONING [J]. IEEE Transactions on Consumer Electronics, 1990, 36(3): 526-530.

DOI: 10.1109/30.103169

Google Scholar

[4] Kang-Sun Choi, Sung-Jae Ko. NEW AUTOFOCUSING TECHNIQUE USING THE FREQUENCY SELECTIVE WEIGHTED MEDIAN FILTER FOR VIDEO CAMERAS [J]. IEEE Transactions on Consumer Electronics, 1999, 45(3): 820-827.

DOI: 10.1109/30.793616

Google Scholar

[5] Zhou Chang-guo, Kohn Leslie, Rice Daniel, etal. MPEG video decoding with the ultraSPARC visual instruction set[J]. IEEE Computer Society Int ernational Conference, 1995: 470-475.

DOI: 10.1109/cmpcon.1995.512424

Google Scholar

[6] Chun-Te Chen, Liang-Gee Chen, Jue-Hsuan Hsiao. VLSI IMPLEMENTATION OF A SELECTIVE MEDIAN FILTER [J]. IEEE Transactions on Consumer Electronics, 1996, 42(1): 33-42.

DOI: 10.1109/30.485459

Google Scholar

[7] Xilinx compony. Virtex-5 FPGA User Guide, [Online]. Availabe: http: /www. xilinx. com.

Google Scholar